5秒后页面跳转
MCM6929AWJ8R PDF预览

MCM6929AWJ8R

更新时间: 2024-09-18 22:05:59
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 存储内存集成电路静态存储器光电二极管信息通信管理
页数 文件大小 规格书
8页 124K
描述
256K x 4 Bit Fast Static Random Access Memory

MCM6929AWJ8R 技术参数

生命周期:Obsolete零件包装代码:SOJ
包装说明:SOJ,针数:32
Reach Compliance Code:unknownECCN代码:3A991.B.2.B
HTS代码:8542.32.00.41风险等级:5.8
Is Samacsys:N最长访问时间:8 ns
其他特性:TTL COMPATIBLE INPUTS/OUTPUTSJESD-30 代码:R-PDSO-J32
长度:20.96 mm内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:4
功能数量:1端口数量:1
端子数量:32字数:262144 words
字数代码:256000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:256KX4输出特性:3-STATE
可输出:YES封装主体材料:PLASTIC/EPOXY
封装代码:SOJ封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:3.75 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:COMMERCIAL
端子形式:J BEND端子节距:1.27 mm
端子位置:DUAL宽度:10.16 mm
Base Number Matches:1

MCM6929AWJ8R 数据手册

 浏览型号MCM6929AWJ8R的Datasheet PDF文件第2页浏览型号MCM6929AWJ8R的Datasheet PDF文件第3页浏览型号MCM6929AWJ8R的Datasheet PDF文件第4页浏览型号MCM6929AWJ8R的Datasheet PDF文件第5页浏览型号MCM6929AWJ8R的Datasheet PDF文件第6页浏览型号MCM6929AWJ8R的Datasheet PDF文件第7页 
Order this document  
by MCM6929A/D  
SEMICONDUCTOR TECHNICAL DATA  
MCM6929A  
Advance Information  
256K x 4 Bit Fast Static Random  
Access Memory  
The MCM6929A is a 1,048,576 bit static random access memory organized  
as 262,144 words of 4 bits. Static design eliminates the need for external clocks  
or timing strobes.  
WJ PACKAGE  
400 MIL SOJ  
CASE 857A–02  
Output enable (G) is a special control feature that provides increased system  
flexibility and eliminates bus contention problems.  
This device meets JEDEC standards for functionality and revolutionary pinout,  
and is available in a 400 mil plastic small–outline J–leaded package.  
PIN ASSIGNMENT  
NC  
A
A
A
A
A
A
G
1
2
32  
31  
30  
29  
28  
27  
Single 3.3 V Power Supply  
Fully Static — No Clock or Timing Strobes Necessary  
All Inputs and Outputs Are TTL Compatible  
Three State Outputs  
Fast Access Times: 8, 10, 12, 15 ns  
Center Power and I/O Pins for Reduced Noise  
Fully 3.3 V BiCMOS  
A
3
A
4
A
5
E
6
DQ  
DQ  
V
7
26  
25  
24  
23  
22  
21  
20  
V
8
DD  
SS  
V
V
DD  
BLOCK DIAGRAM  
9
SS  
DQ  
DQ  
A
10  
A
A
A
W
A
11  
V
DD  
VSS  
A
12  
13  
14  
A
A
A
A
A
MEMORY  
19  
18  
ROW  
DECODER  
MATRIX  
512 ROWS x 512 x 4  
COLUMNS  
A
A
A
A
A
A
A
15  
16  
NC  
NC  
17  
PIN NAMES  
A . . . . . . . . . . . . . . . . . . . . . Address Input  
E . . . . . . . . . . . . . . . . . . . . . . Chip Enable  
W . . . . . . . . . . . . . . . . . . . . Write Enable  
G . . . . . . . . . . . . . . . . . . . Output Enable  
DQ . . . . . . . . . . . . . . . Data Input/Output  
DQ  
COLUMN I/O  
INPUT  
DATA  
CONTROL  
COLUMN DECODER  
V
V
. . . . . . . . . . . + 3.3 V Power Supply  
. . . . . . . . . . . . . . . . . . . . . . . Ground  
DQ  
DD  
SS  
A
A
A
A
A
A
A
A
A
NC . . . . . . . . . . . . . . . . . . No Connection  
E
W
G
This document contains information on a new product. Motorola reserves the right to change or discontinue this product without notice.  
REV1  
2/26/97  
Motorola, Inc. 1997  

与MCM6929AWJ8R相关器件

型号 品牌 获取价格 描述 数据表
MCM6943TS12 MOTOROLA

获取价格

Standard SRAM, 256KX16, 12ns, BICMOS, PDSO44, TSOP2-44
MCM6943TS15 MOTOROLA

获取价格

256KX16 STANDARD SRAM, 15ns, PDSO44, TSOP2-44
MCM6943YJ10 MOTOROLA

获取价格

256KX16 STANDARD SRAM, 10ns, PDSO44, 0.400 INCH, SOJ-44
MCM6943YJ10R MOTOROLA

获取价格

Standard SRAM, 256KX16, 10ns, BICMOS, PDSO44, 0.400 INCH, SOJ-44
MCM6943YJ12 MOTOROLA

获取价格

256KX16 STANDARD SRAM, 12ns, PDSO44, 0.400 INCH, SOJ-44
MCM6943YJ12R MOTOROLA

获取价格

256KX16 STANDARD SRAM, 12ns, PDSO44, 0.400 INCH, SOJ-44
MCM6943YJ15 MOTOROLA

获取价格

Standard SRAM, 256KX16, 15ns, BICMOS, PDSO44, 0.400 INCH, SOJ-44
MCM6943YJ15R MOTOROLA

获取价格

256KX16 STANDARD SRAM, 15ns, PDSO44, 0.400 INCH, SOJ-44
MCM6943YJ8 MOTOROLA

获取价格

256KX16 STANDARD SRAM, 8ns, PDSO44, 0.400 INCH, SOJ-44
MCM6943YJ8R MOTOROLA

获取价格

Standard SRAM, 256KX16, 8ns, BICMOS, PDSO44, 0.400 INCH, SOJ-44