Order this document
by MCM6709AR/D
SEMICONDUCTOR TECHNICAL DATA
MCM6709AR
64K x 4 Bit Static RAM
The MCM6709AR is a 262,144 bit static random access memory organized as
65,536 words of 4 bits, fabricated using high–performance silicon–gate BiCMOS
technology. Static design eliminates the need for external clocks or timing
strobes.
Output enable (G) is a special control feature that provides increased system
flexibility and eliminates bus contention problems.
J PACKAGE
300 MIL SOJ
CASE 810B–03
The MCM6709AR meets JEDEC standards and is available in a revolutionary
pinout 300 mil, 28 lead plastic surface–mount SOJ package.
PIN ASSIGNMENT
•
•
•
•
•
•
Single 5 V ± 10% Power Supply
Fully Static — No Clock or Timing Strobes Necessary
All Inputs and Outputs are TTL Compatible
Center Power and I/O Pins for Reduced Noise
Three State Outputs
Fast Access Times: MCM6709AR–6 = 6 ns
MCM6709AR–7 = 7 ns
A0
A1
1
2
3
4
5
6
7
8
9
10
28
27
26
25
24
23
22
21
20
19
A15
A14
A13
A12
G
A2
A3
E
DQ0
DQ3
BLOCK DIAGRAM
V
V
CC
SS
V
V
CC
SS
A
A
A
DQ1
W
DQ2
A11
A
A4
A5
A6
11
12
18
17
A10
A9
MEMORY MATRIX
512 ROWS x 128 x 4
COLUMNS
ROW
DECODER
•
•
•
A
A
A
A
A
A8
13
14
16
15
A7
NC
PIN NAMES
DQ0
COLUMN I/O
•
•
•
A0 – A15 . . . . . . . . . . . . Address Inputs
W . . . . . . . . . . . . . . . . . . . . Write Enable
G . . . . . . . . . . . . . . . . . . . Output Enable
E . . . . . . . . . . . . . . . . . . . . . . Chip Enable
DQ0 – DQ3 . . . . . . . . Data Input/Output
INPUT
DATA
CONTROL
•
•
•
COLUMN DECODER
•
•
•
DQ3
V
CC
V
SS
. . . . . . . . . . . . + 5 V Power Supply
. . . . . . . . . . . . . . . . . . . . . . . Ground
A
A
A
A
A
A
A
NC . . . . . . . . . . . . . . . . . No Connection
All power supply and ground pins must
be connected for proper operation of the
device.
E
W
G
5/95
Motorola, Inc. 1995
MOTOROLA FAST SRAM
MCM6709AR
1