5秒后页面跳转
MCM63F733ATQ10 PDF预览

MCM63F733ATQ10

更新时间: 2024-01-17 19:49:20
品牌 Logo 应用领域
恩智浦 - NXP 静态存储器内存集成电路
页数 文件大小 规格书
17页 344K
描述
128KX32 CACHE SRAM, 10ns, PQFP100, TQFP-100

MCM63F733ATQ10 技术参数

生命周期:Transferred零件包装代码:QFP
包装说明:LQFP,针数:100
Reach Compliance Code:unknownECCN代码:3A991
HTS代码:8542.31.00.01风险等级:5.65
Is Samacsys:N最长访问时间:10 ns
其他特性:FLOW-THROUGH ARCHITECTUREJESD-30 代码:R-PQFP-G100
长度:20 mm内存密度:4194304 bit
内存集成电路类型:CACHE SRAM内存宽度:32
功能数量:1端子数量:100
字数:131072 words字数代码:128000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:128KX32
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装形状:RECTANGULAR封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:1.6 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
宽度:14 mmBase Number Matches:1

MCM63F733ATQ10 数据手册

 浏览型号MCM63F733ATQ10的Datasheet PDF文件第2页浏览型号MCM63F733ATQ10的Datasheet PDF文件第3页浏览型号MCM63F733ATQ10的Datasheet PDF文件第4页浏览型号MCM63F733ATQ10的Datasheet PDF文件第5页浏览型号MCM63F733ATQ10的Datasheet PDF文件第6页浏览型号MCM63F733ATQ10的Datasheet PDF文件第7页 
Freescale Semiconductor, Inc.  
SEMICONDUCTOR TECHNICAL DATA  
Order this document  
by MCM63F733A/D  
MCM63F733A  
SCM63F733A  
128K x 32 Bit Flow–Through  
BurstRAM Synchronous  
Fast Static RAM  
The MCM63F733A and SCM63F733A are 4M–bit synchronous fast static  
RAMs designed to provide a burstable, high performance, secondary cache for  
the PowerPC and other high performance microprocessors. They are orga-  
nized as 128K words of 32 bits each, fabricated with high performance silicon  
gate CMOS technology. This device integrates input registers, a 2–bit address  
counter, andhighspeedSRAMontoasinglemonolithic circuitforreducedparts  
count in cache data RAM applications. Synchronous design allows precise  
cycle control with the use of an external clock (K). CMOS circuitry reduces the  
overall power consumption of the integrated functions for greater reliability.  
Addresses (SA), data inputs (DQx), and all control signals except output  
enable (G) and Linear Burst Order (LBO) are clock (K) controlled through  
positive–edge–triggered noninverting registers.  
TQ PACKAGE  
TQFP  
CASE 983A–01  
Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst  
addresses can be generated internally by the MCM63F733A and SCM63F733A  
(burst sequence operates in linear or interleaved mode dependent upon state of  
LBO) and controlled by the burst address advance (ADV) input pin.  
Write cycles are internally self–timed and are initiated by the rising edge of the  
clock (K) input. This feature eliminates complex off–chip write pulse generation  
and provides increased timing flexibility for incoming signals.  
Synchronous byte write (SBx), synchronous global write (SGW), and synchro-  
nous write enable (SW) are provided to allow writes to either individual bytes or  
to all bytes. The four bytes are designated as “a”, “b”, “c”, and “d”. SBa controls  
DQa, SBb controls DQb, etc. Individual bytes are written if the selected byte  
writes SBx are asserted with SW. All bytes are written if either SGW is asserted  
or if all SBx and SW are asserted.  
For read cycles, a flow–through SRAM allows output data to simply flow freely  
from the memory array.  
The MCM63F733A and SCM63F733A operate from a 3.3 V core power supply  
and all outputs operate on a 2.5 V or 3.3 V power supply. All inputs and outputs  
are JEDEC Standard JESD8–5 compatible.  
MCM63F733A–8.5 = 8.5 ns Access  
MCM63F733A–9 = 9 ns Access  
MCM63F733A/SCM63F733A–10 = 10 ns Access  
MCM63F733A/SCM63F733A–11 = 11 ns Access  
3.3 V + 10%/– 5% Core, Power Supply, 2.5 V or 3.3 V I/O Supply  
ADSP, ADSC, and ADV Burst Control Pins  
Selectable Burst Sequencing Order (Linear/Interleaved)  
Internally Self–Timed Write Cycle  
Byte Write and Global Write Control  
Single–Cycle Deselect  
Sleep Mode (ZZ)  
– 40 to 85°C Extended Operating Temperatures (SCM63F733A only)  
100–Pin TQFP Package  
The PowerPC name is a trademark of IBM Corp., used under license therefrom.  
REV 4  
10/26/99  
Motorola, Inc. 1999  
For More Information On This Product,  
Go to: www.freescale.com  

与MCM63F733ATQ10相关器件

型号 品牌 获取价格 描述 数据表
MCM63F733ATQ10R MOTOROLA

获取价格

128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM63F733ATQ10R NXP

获取价格

128KX32 CACHE SRAM, 10ns, PQFP100, TQFP-100
MCM63F733ATQ11 MOTOROLA

获取价格

128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM63F733ATQ11 NXP

获取价格

128KX32 CACHE SRAM, 11ns, PQFP100, TQFP-100
MCM63F733ATQ11R MOTOROLA

获取价格

128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM63F733ATQ11R NXP

获取价格

IC,SYNC SRAM,128KX32,CMOS,QFP,100PIN,PLASTIC
MCM63F733ATQ8.5 NXP

获取价格

IC,SYNC SRAM,128KX32,CMOS,QFP,100PIN,PLASTIC
MCM63F733ATQ8.5 MOTOROLA

获取价格

Cache SRAM, 128KX32, 8.5ns, CMOS, PQFP100, TQFP-100
MCM63F733ATQ8.5R NXP

获取价格

128KX32 CACHE SRAM, 8.5ns, PQFP100, TQFP-100
MCM63F733ATQ9 MOTOROLA

获取价格

Cache SRAM, 128KX32, 9ns, CMOS, PQFP100, TQFP-100