Datasheet > MC88915FN55PLCC

MC88915FN55PLCC

更新时间： 2024-09-16 22:24:07

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		时钟驱动器
页数	文件大小	规格书
13页	151K
描述
Low Skew CMOS PLL Clock Driver

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC88915FN55PLCC 数据手册

SEMICONDUCTOR TECHNICAL DATA

Features

The MC88915 Clock Driver utilizes phase–locked loop

technology to lock its low skew outputs’ frequency and phase

onto an input reference clock. It is designed to provide clock

distribution for high performance PC’s and workstations.

• Five Outputs (QO–Q4) with Output–Output Skew < 500

ps each being phase and frequency locked to the SYNC

input

The PLL allows the high current, low skew outputs to lock

onto a single clock input and distribute it with essentially zero

delay to multiple components on a board. The PLL also allows

the MC88915 to multiply a low frequency input clock and

distribute it locally at a higher (2X) system frequency. Multiple

88915’s can lock onto a single reference clock, which is ideal

for applications when a central system clock must be

distributed synchronously to multiple boards (see Figure 7).

• The phase variation from part–to–part between the SYNC

and FEEDBACK inputs is less than 550 ps (derived from

the t

skew)

specification, which defines the part–to–part

• Input/Output phase–locked frequency ratios of 1:2, 1:1,

and 2:1 are available

• Input frequency range from 5MHz – 2X_Q FMAX spec

• Additional outputs available at 2X and +2 the system “Q”

frequency. Also a Q (180° phase shift) output available

Five “Q” outputs (QO–Q4) are provided with less than 500

ps skew between their rising edges. The Q5 output is inverted

(180° phase shift) from the “Q” outputs. The 2X_Q output runs

at twice the “Q” output frequency, while the Q/2 runs at 1/2 the

“Q” frequency.

• All outputs have ±36 mA drive (equal high and low) at

CMOS levels, and can drive either CMOS or TTL inputs.

All inputs are TTL–level compatible

• Test Mode pin (PLL_EN) provided for low frequency

testing. Two selectable CLOCK inputs for test or

redundancy purposes

The VCO is designed to run optimally between 20 MHz and

the 2X_Q Fmax specification. The wiring diagrams in Figure 5

detail the different feedback configurations which create

specific input/output frequency relationships. Possible

frequency ratios of the “Q” outputs to the SYNC input are 2:1,

1:1, and 1:2.

RST

GND Q4

2X_Q

FEEDBACK

REF_SEL

SYNC[0]

Q/2

GND

The FREQ_SEL pin provides one bit programmable

divide–by in the feedback path of the PLL. It selects between

divide–by–1 and divide–by–2 of the VCO before its signal

reaches the internal clock distribution section of the chip (see

the block diagram on page 2). In most applications

FREQ_SEL should be held high (÷1). If a low frequency

reference clock input is used, holding FREQ_SEL low (÷2) will

allow the VCO to run in its optimal range (>20 MHz).

(AN)

RC1

GND(AN)

SYNC[1]

GND

LOCK

In normal phase–locked operation the PLL_EN pin is held

high. Pulling the PLL_EN pin low disables the VCO and puts

the 88915 in a static “test mode”. In this mode there is no

frequency limitation on the input clock, which is necessary for

a low frequency board test environment. The second SYNC

input can be used as a test clock input to further simplify

board–level testing (see detailed description on page 11).

PLL_EN

GND Q0

Q1 GND

FREQ_SEL

28–Lead Pinout (Top View)

A lock indicator output (LOCK) will go high when the loop is

in steady–state phase and frequency lock. The LOCK output

will go low if phase–lock is lost or when the PLL_EN pin is low.

Under certain conditions the lock output may remain low, even

though the part is phase–locked. Therefore the LOCK output

signal should not be used to drive any active circuitry; it should

be used for passive monitoring or evaluation purposes only.

FN SUFFIX

PLASTIC PLCC

CASE 776–02

ORDERING INFORMATION

MC88915FN55 PLCC

MC88915FN70 PLCC

Yield Surface Modeling and YSM are trademarks of Motorola, Inc.

1/97

REV 4

Motorola, Inc. 1997

12 3 4 5 6 7...13

中文翻译

下载PDF

与MC88915FN55PLCC相关器件

型号	品牌	获取价格	描述	数据表
MC88915FN55R2	MOTOROLA	获取价格	88915 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28, PLAS
MC88915FN55R2	IDT	获取价格	PLL Based Clock Driver, 88915 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28
MC88915FN70	MOTOROLA	获取价格	88915 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28, PLAS
MC88915FN70PLCC	MOTOROLA	获取价格	Low Skew CMOS PLL Clock Driver
MC88915FN70R2	MOTOROLA	获取价格	88915 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28, PLAS
MC88915T	MOTOROLA	获取价格	LOW SKEW CMOS PLL CLOCK DRIVER
MC88915TFN100	NXP	获取价格	88915 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28, PLAS
MC88915TFN100	MOTOROLA	获取价格	LOW SKEW CMOS PLL CLOCK DRIVER
MC88915TFN100FN	NXP	获取价格	IC 88915 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28, P
MC88915TFN100R2	MOTOROLA	获取价格	PLL Based Clock Driver, 88915 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28

与MC88915FN55PLCC相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

15
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

14
SL74HC10N：高性能三输入与非门解析
2024-09-03

93
AIC1781A 电池充电控制器深度解析
2024-09-03

82

产品中心

服务支持

精选活动

关于我们

帮助中心

MC88915FN55PLCC

MC88915FN55PLCC 数据手册

与MC88915FN55PLCC相关器件

与MC88915FN55PLCC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC88915FN55PLCC

MC88915FN55PLCC 数据手册

与MC88915FN55PLCC相关器件

与MC88915FN55PLCC相关文章

您还可以找

您在本页遇到什么问题？