MC74VHC1GT32DTT1

更新时间： 2024-11-03 23:05:47

品牌	Logo	应用领域
安森美 - ONSEMI		转换器电平转换器栅
页数	文件大小	规格书
8页	93K
描述
2-Input OR Gate/CMOS Logic Level Shifter

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC74VHC1GT32DTT1 数据手册

MC74VHC1GT32

2-Input OR Gate/CMOS

Logic Level Shifter

The MC74VHC1GT32 is an advanced high speed CMOS 2–input OR

gate fabricated with silicon gate CMOS technology. It achieves high speed

operation similar to equivalent Bipolar Schottky TTL while maintaining

CMOS low power dissipation.

http://onsemi.com

The internal circuit is composed of three stages, including a buffer

output which provides high noise immunity and stable output.

MARKING

The device input is compatible with TTL–type input thresholds and the

output has a full 5 V CMOS level output swing. The input protection

circuitry on this device allows overvoltage tolerance on the input,

allowing the device to be used as a logic–level translator from 3.0 V

CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V

CMOS Logic while operating at the high–voltage power supply.

The MC74VHC1GT32 input structure provides protection when

voltages up to 7 V are applied, regardless of the supply voltage. This

allows the MC74VHC1GT32 to be used to interface 5 V circuits to 3 V

DIAGRAMS

SC–88A / SOT–353/SC–70

DF SUFFIX

CASE 419A

Pin 1

d = Date Code

circuits. The output structures also provide protection when V

= 0 V.

These input and output structures help prevent device destruction caused

by supply voltage – input/output voltage mismatch, battery backup, hot

insertion, etc.

TSOP–5/SOT–23/SC–59

DT SUFFIX

CASE 483

• High Speed: t

= 3.5 ns (Typ) at V

= 5 V

• Low Power Dissipation: I

= 2 µA (Max) at T = 25°C

Pin 1

d = Date Code

• TTL–Compatible Inputs: V = 0.8 V; V = 2.0 V

> 0.8 V ; V

• CMOS–Compatible Outputs: V

< 0.1 V @Load

CC OL CC

• Power Down Protection Provided on Inputs and Outputs

• Balanced Propagation Delays

• Pin and Function Compatible with Other Standard Logic Families

• Chip Complexity: FETs = 65; Equivalent Gates = 15

PIN ASSIGNMENT

IN B

IN A

GND

OUT Y

FUNCTION TABLE

IN B

IN A

GND

Inputs

Output

OUT Y

Figure 1. Pinout (Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 4 of this data sheet.

IN A

IN B

≥ 1

OUT Y

Figure 2. Logic Symbol

Semiconductor Components Industries, LLC, 2001

Publication Order Number:

November, 2001 – Rev. 4

MC74VHC1GT32/D

12 3 4 5 6 7 8

中文翻译

下载PDF

与MC74VHC1GT32DTT1相关器件

型号	品牌	获取价格	描述	数据表
MC74VHC1GT32DTT1G	ONSEMI	获取价格	AHC/VHC SERIES, 2-INPUT OR GATE, PDSO5, SC-59, SOT-23, TSOP-5
MC74VHC1GT32DTT3	ONSEMI	获取价格	AHC/VHC SERIES, 2-INPUT OR GATE, PDSO5, SC-59, SOT-23, TSOP-5
MC74VHC1GT32DTTG	ONSEMI	获取价格	AHC/VHC SERIES, 2-INPUT OR GATE, PDSO5, SC-59, SOT-23, TSOP-5
MC74VHC1GT32P5T5G	ONSEMI	获取价格	单 2 输入 OR 门极，TTL 电平
MC74VHC1GT32P5T5G-L22088	ONSEMI	获取价格	Single 2-Input OR Gate, TTL Level
MC74VHC1GT50	ETL	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs
MC74VHC1GT50	LRC	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs
MC74VHC1GT50	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter
MC74VHC1GT50_07	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter TTL−Compatible Inputs
MC74VHC1GT50_11	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter

与MC74VHC1GT32DTT1相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

33
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

30

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHC1GT32DTT1

MC74VHC1GT32DTT1 数据手册

与MC74VHC1GT32DTT1相关器件

与MC74VHC1GT32DTT1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHC1GT32DTT1

MC74VHC1GT32DTT1 数据手册

与MC74VHC1GT32DTT1相关器件

与MC74VHC1GT32DTT1相关文章

您还可以找

您在本页遇到什么问题？