5秒后页面跳转
MC74VHC1GT50 PDF预览

MC74VHC1GT50

更新时间: 2024-10-29 05:30:07
品牌 Logo 应用领域
乐山 - LRC 转换器电平转换器
页数 文件大小 规格书
4页 202K
描述
Noninverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs

MC74VHC1GT50 数据手册

 浏览型号MC74VHC1GT50的Datasheet PDF文件第2页浏览型号MC74VHC1GT50的Datasheet PDF文件第3页浏览型号MC74VHC1GT50的Datasheet PDF文件第4页 
LESHAN RADIO COMPANY, LTD.  
Noninverting Buffer / CMOS Logic Level Shifter  
with LSTTL–Compatible Inputs  
MC74VHC1GT50  
The MC74VHC1GT50 is a single gate noninverting buffer fabricated with silicon gate CMOS technology. It achieves high speed  
operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.  
The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.  
The device input is compatible with TTL–type input thresholds and the output has a full 5 V CMOS level output swing. The input  
protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic–level translator from  
3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high–voltage power  
supply.  
The MC74VHC1GT50 input structure provides protection when voltages up to 7 V are applied, regardless of the supply voltage. This  
allows the MC74VHC1GT50 to be used to interface 5 V circuits to 3 V circuits. The output structures also provide protection when  
V CC = 0 V. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch,  
battery backup, hot insertion, etc.  
• High Speed: t PD = 3.5 ns (Typ) at V CC = 5 V  
• Power Down Protection Provided on Inputs and Outputs  
• Balanced Propagation Delays  
• Low Power Dissipation: I CC = 2 mA (Max) at T A = 25°C  
• TTL–Compatible Inputs: V IL = 0.8 V; V IH = 2.0 V  
• Pin and Function Compatible with Other Standard Logic Families  
• Chip Complexity: FETs = 104; Equivalent Gates = 26  
• CMOS–Compatible Outputs: V OH > 0.8 V CC  
V OL < 0.1 V CC @Load  
;
MARKING DIAGRAMS  
5
4
1
2
3
VLd  
SC–70/SC–88A/SOT–353  
DF SUFFIX  
CASE 419A  
Pin 1  
d = Date Code  
5
Figure 1. Pinout (Top View)  
4
VLd  
1
2
3
Figure 2. Logic Symbol  
SOT–23/TSOP–5/SC–59  
DT SUFFIX  
CASE 483  
Pin 1  
d = Date Code  
PIN ASSIGNMENT  
FUNCTION TABLE  
1
2
3
4
5
NC  
IN A  
Inputs  
Output  
A
L
Y
L
GND  
OUT Y  
V CC  
H
H
ORDERING INFORMATION  
See detailed ordering and shipping information in the  
package dimensions section on page 4 of this data sheet.  
VHT50–1/4  

与MC74VHC1GT50相关器件

型号 品牌 获取价格 描述 数据表
MC74VHC1GT50_07 ONSEMI

获取价格

Noninverting Buffer / CMOS Logic Level Shifter TTL−Compatible Inputs
MC74VHC1GT50_11 ONSEMI

获取价格

Noninverting Buffer / CMOS Logic Level Shifter
MC74VHC1GT50_18 ONSEMI

获取价格

Buffer
MC74VHC1GT50DBVT1G ONSEMI

获取价格

Buffer
MC74VHC1GT50DF ONSEMI

获取价格

Noninverting Buffer / CMOS Logic Level Shifter
MC74VHC1GT50DF1G ONSEMI

获取价格

IC,LOGIC GATE,BUFFER,AHC/VHC-CMOS,TSSOP,6PIN,PLASTIC
MC74VHC1GT50DF1G ROCHESTER

获取价格

IC,LOGIC GATE,BUFFER,AHC/VHC-CMOS,TSSOP,6PIN,PLASTIC
MC74VHC1GT50DF2G ROCHESTER

获取价格

IC,LOGIC GATE,BUFFER,AHC/VHC-CMOS,TSSOP,6PIN,PLASTIC
MC74VHC1GT50DFR2 ONSEMI

获取价格

AHC/VHC SERIES, 1-INPUT NON-INVERT GATE, PDSO5, SC-70, SC-88A, SOT-353, 5 PIN
MC74VHC1GT50DFR2 MOTOROLA

获取价格

AHC/VHC SERIES, 1-INPUT NON-INVERT GATE, PDSO5, SC-70, SC-88A, SOT-353, 5 PIN