5秒后页面跳转
MC74LVX32MEL PDF预览

MC74LVX32MEL

更新时间: 2024-11-14 20:51:55
品牌 Logo 应用领域
安森美 - ONSEMI 输入元件光电二极管逻辑集成电路触发器
页数 文件大小 规格书
5页 98K
描述
LV/LV-A/LVX/H SERIES, QUAD 2-INPUT OR GATE, PDSO14, EIAJ, SOIC-14

MC74LVX32MEL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP14,.3
针数:14Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.14
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:10.2 mm
负载电容(CL):50 pF逻辑集成电路类型:OR GATE
最大I(ol):0.004 A湿度敏感等级:3
功能数量:4输入次数:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP14,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 VProp。Delay @ Nom-Sup:11.5 ns
传播延迟(tpd):17 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:2.05 mm
子类别:Gates最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:5.275 mmBase Number Matches:1

MC74LVX32MEL 数据手册

 浏览型号MC74LVX32MEL的Datasheet PDF文件第2页浏览型号MC74LVX32MEL的Datasheet PDF文件第3页浏览型号MC74LVX32MEL的Datasheet PDF文件第4页浏览型号MC74LVX32MEL的Datasheet PDF文件第5页 
MC74LVX32  
Quad 2-Input OR Gate  
With 5 V−Tolerant Inputs  
The MC74LVX32 is an advanced high speed CMOS 2−input OR  
gate. The inputs tolerate voltages up to 7.0 V, allowing the interface of  
5.0 V systems to 3.0 V systems.  
http://onsemi.com  
Features  
High Speed: t = 4.4 ns (Typ) at V = 3.3 V  
PD  
CC  
Low Power Dissipation: I = 2 mA (Max) at T = 25°C  
CC  
A
SOIC−14 NB  
D SUFFIX  
CASE 751A  
TSSOP−14  
DT SUFFIX  
CASE 948G  
Power Down Protection Provided on Inputs  
Balanced Propagation Delays  
PIN ASSIGNMENT  
Low Noise: V  
= 0.5 V (Max)  
OLP  
Pin and Function Compatible with Other Standard Logic Families  
Latchup Performance Exceeds 300 mA  
V
CC  
A2 B2 O2 A3 B3 O3  
14 13 12 11 10  
9
8
ESD Performance:  
Human Body Model > 2000 V;  
Machine Model > 200 V  
These Devices are Pb−Free and are RoHS Compliant  
1
2
3
4
5
6
7
1
A0 B0 O0 A1 B1 O1 GND  
A0  
3
O0  
2
14−Lead (Top View)  
B0  
4
A1  
6
MARKING DIAGRAMS  
O1  
5
B1  
13  
A2  
14  
11  
O2  
12  
LVX32G  
AWLYWW  
B2  
10  
A3  
8
O3  
9
1
B3  
SOIC−14 NB  
Figure 1. Logic Diagram  
14  
PIN NAMES  
LVX  
32  
Pins  
Function  
ALYWG  
An, Bn  
On  
Data Inputs  
Outputs  
G
1
TSSOP−14  
FUNCTION TABLE  
INPUTS  
LVX32 = Specific Device Code  
OUTPUTS  
On  
A
= Assembly Location  
WL, L = Wafer Lot  
= Year  
An  
Bn  
Y
L
L
H
H
L
H
L
L
H
H
H
WW, W = Work Week  
G or G = Pb−Free Package  
(Note: Microdot may be in either location)  
H
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 3 of this data sheet.  
© Semiconductor Components Industries, LLC, 2014  
1
Publication Order Number:  
August, 2014 − Rev. 4  
MC74LVX32/D  

MC74LVX32MEL 替代型号

型号 品牌 替代类型 描述 数据表
MC74LVX32DR2G ONSEMI

完全替代

Quad 2-Input OR Gate
74LVX32M ONSEMI

完全替代

低压四路2输入"或"门

与MC74LVX32MEL相关器件

型号 品牌 获取价格 描述 数据表
MC74LVX32MR2 MOTOROLA

获取价格

LV/LV-A/LVX/H SERIES, QUAD 2-INPUT OR GATE, PDSO14, EIAJ, PLASTIC, SOIC-14
MC74LVX373 ONSEMI

获取价格

LOW-VOLTAGE CMOS
MC74LVX373_14 ONSEMI

获取价格

Octal D-Type Latch with 3-State Outputs
MC74LVX373DT ONSEMI

获取价格

LOW-VOLTAGE CMOS
MC74LVX373DTR2 ONSEMI

获取价格

Octal D-Type Latch with 3-State Outputs With 5V−Tolerant Inputs
MC74LVX373DTR2G ONSEMI

获取价格

Octal D-Type Latch with 3-State Outputs
MC74LVX373DW ONSEMI

获取价格

LOW-VOLTAGE CMOS
MC74LVX373DWR2 ONSEMI

获取价格

Octal D-Type Latch with 3-State Outputs With 5V−Tolerant Inputs
MC74LVX373DWR2G ONSEMI

获取价格

Octal D-Type Latch with 3-State Outputs With 5V−Tolerant Inputs
MC74LVX373M ONSEMI

获取价格

LOW-VOLTAGE CMOS