5秒后页面跳转
MC74HC173N PDF预览

MC74HC173N

更新时间: 2024-11-04 23:05:47
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器锁存器逻辑集成电路光电二极管输出元件时钟
页数 文件大小 规格书
6页 228K
描述
Quad 3-State D Flip-Flop with Common Clock and Reset

MC74HC173N 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP,
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.17
Is Samacsys:N其他特性:WITH HOLD MODE; WITH DUAL OUTPUT ENABLE
系列:HC/UHJESD-30 代码:R-PDIP-T16
JESD-609代码:e0长度:19.175 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
位数:4功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
传播延迟(tpd):53 ns认证状态:Not Qualified
座面最大高度:4.44 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:20 MHzBase Number Matches:1

MC74HC173N 数据手册

 浏览型号MC74HC173N的Datasheet PDF文件第2页浏览型号MC74HC173N的Datasheet PDF文件第3页浏览型号MC74HC173N的Datasheet PDF文件第4页浏览型号MC74HC173N的Datasheet PDF文件第5页浏览型号MC74HC173N的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
N SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
16  
The MC74HC173 is identical in pinout to the LS173. The device inputs are  
compatible with standard CMOS outputs; with pullup resistors, they are  
compatible with LSTTL outputs.  
1
Data, when enabled, are clocked into the four D flip–flops with the rising  
edge of the common Clock. When either or both of the Output Enable  
Controls is high, the outputs are in a high–impedance state. This feature  
allows the HC173 to be used in bus–oriented systems. The Reset feature is  
asynchronous and active high.  
D SUFFIX  
SOIC PACKAGE  
CASE 751B–05  
16  
1
Output Drive Capability: 15 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
ORDERING INFORMATION  
MC74HCXXXN  
MC74HCXXXD  
Plastic  
SOIC  
Low Input Current: 1 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
PIN ASSIGNMENT  
Chip Complexity 208 FETs or 52 Equivalent Gates  
OE1  
OE2  
1
2
16  
15  
V
CC  
LOGIC DIAGRAM  
RESET  
Q0  
Q1  
3
4
5
6
7
8
14  
13  
12  
11  
10  
9
D0  
3
4
5
6
14  
13  
12  
11  
Q0  
Q1  
Q2  
Q3  
D0  
D1  
D2  
D3  
3–STATE  
NONINVERTING  
OUTPUTS  
D1  
DATA  
INPUTS  
Q2  
D2  
Q3  
D3  
CLOCK  
GND  
DE2  
DE1  
7
CLOCK  
9
10  
DE1  
DE2  
DATA–  
ENABLES  
15  
RESET  
V
= PIN 16  
CC  
1
2
OUTPUT  
ENABLES  
OE1  
OE2  
GND = PIN 8  
FUNCTION TABLE  
Inputs  
Output  
Output Enables  
Data Enables  
Data  
D
OE1  
OE2  
DE1  
DE2  
Q
Reset  
Clock  
L
L
H
X
X
X
X
L
L
L
L
L
L
L
L
L
H
H
L
L
L
L
L
L
L
H
L
H
L
L
L
L
L
L
L
X
X
X
L
H
X
X
H
X
L
X
X
X
H
L
X
X
X
X
L
H
X
X
X
X
No Change  
No Change  
No Change  
No Change  
L
L
L
H
X
X
X
X
X
X
X
X
No Change  
High Impedance  
High Impedance  
High Impedance  
X
X
X
10/95  
Motorola, Inc. 1995  
REV 6  

与MC74HC173N相关器件

型号 品牌 获取价格 描述 数据表
MC74HC173ND MOTOROLA

获取价格

HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16
MC74HC173NDS MOTOROLA

获取价格

D Flip-Flop, 4-Func, Positive Edge Triggered, CMOS, PDIP16
MC74HC173NDS ROCHESTER

获取价格

D Flip-Flop
MC74HC173NS MOTOROLA

获取价格

暂无描述
MC74HC173NS ROCHESTER

获取价格

D Flip-Flop
MC74HC174A ONSEMI

获取价格

Hex D Flip-Flop with Common Clock and Reset
MC74HC174A_06 ONSEMI

获取价格

Hex D Flip−Flop with Common Clock and Reset High−Performance Silicon−Gat
MC74HC174A_12 ONSEMI

获取价格

Hex D Flip-Flop with Common Clock and Reset
MC74HC174AD ONSEMI

获取价格

Hex D Flip-Flop with Common Clock and Reset
MC74HC174AD MOTOROLA

获取价格

Hex D Flip-Flop with Common Clock and Reset