5秒后页面跳转
MC74HC174AN PDF预览

MC74HC174AN

更新时间: 2024-11-01 23:05:47
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器锁存器逻辑集成电路光电二极管时钟
页数 文件大小 规格书
6页 206K
描述
Hex D Flip-Flop with Common Clock and Reset

MC74HC174AN 技术参数

生命周期:Transferred零件包装代码:DIP
包装说明:DIP,针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.48Is Samacsys:N
系列:HC/UHJESD-30 代码:R-PDIP-T16
JESD-609代码:e0长度:19.175 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
位数:6功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
传播延迟(tpd):33 ns认证状态:Not Qualified
座面最大高度:4.44 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:7.62 mm最小 fmax:20 MHz
Base Number Matches:1

MC74HC174AN 数据手册

 浏览型号MC74HC174AN的Datasheet PDF文件第2页浏览型号MC74HC174AN的Datasheet PDF文件第3页浏览型号MC74HC174AN的Datasheet PDF文件第4页浏览型号MC74HC174AN的Datasheet PDF文件第5页浏览型号MC74HC174AN的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
J SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
16  
The MC54/74HC174A is identical in pinout to the LS174. The device  
inputs are compatible with standard CMOS outputs; with pullup resistors,  
they are compatible with LSTTL outputs.  
1
This device consists of six D flip–flops with common Clock and Reset  
inputs. Each flip–flop is loaded with a low–to–high transition of the Clock  
input. Reset is asynchronous and active–low.  
N SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
16  
Output Drive Capability: 10 LSTTL Loads  
TTL NMOS Compatible Input Levels  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 4.5 to 5.5 V  
Low Input Current: 1.0 µA  
1
D SUFFIX  
SOIC PACKAGE  
CASE 751B–05  
16  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
1
Chip Complexity: 162 FETs or 40.5 Equivalent Gates  
ORDERING INFORMATION  
MC54HCXXXAJ  
MC74HCXXXAN  
MC74HCXXXAD  
Ceramic  
Plastic  
SOIC  
LOGIC DIAGRAM  
3
4
2
5
Q0  
D0  
D1  
D2  
D3  
D4  
D5  
Q1  
Q2  
Q3  
Q4  
Q5  
6
7
DATA  
INPUTS  
NONINVERTING  
OUTPUTS  
PIN ASSIGNMENT  
11  
13  
14  
10  
12  
15  
RESET  
Q0  
1
2
16  
15  
V
CC  
Q5  
D0  
D1  
3
4
5
6
7
8
14  
13  
12  
11  
10  
9
D5  
D4  
9
1
CLOCK  
RESET  
Q1  
Q4  
D2  
D3  
PIN 16 = V  
PIN 8 = GND  
CC  
Q2  
Q3  
GND  
CLOCK  
Design Criteria  
Value  
40.5  
1.5  
Units  
ea.  
ns  
Internal Gate Count*  
FUNCTION TABLE  
Internal Gate Propagation Delay  
Internal Gate Power Dissipation  
Speed Power Product  
Inputs  
Reset Clock  
Output  
5.0  
µW  
pJ  
D
Q
L
X
X
H
L
X
X
L
H
L
.0075  
H
H
H
H
* Equivalent to a two–input NAND gate.  
L
No Change  
No Change  
10/95  
REV 6  
Motorola, Inc. 1995  

与MC74HC174AN相关器件

型号 品牌 获取价格 描述 数据表
MC74HC174ANG ONSEMI

获取价格

Hex D Flip−Flop with Common Clock and Reset High−Performance Silicon−Gat
MC74HC175 MOTOROLA

获取价格

Quad D Flip-Flop with Common Clock and Reset
MC74HC175A ONSEMI

获取价格

Quad D Flip-Flop with Common Clock and Reset
MC74HC175A_05 ONSEMI

获取价格

Quad D Flip−Flop with Common Clock and Reset High−Performance Silicon−Ga
MC74HC175A_12 ONSEMI

获取价格

Quad D Flip-Flop with Common Clock and Reset
MC74HC175AD ONSEMI

获取价格

Quad D Flip-Flop with Common Clock and Reset
MC74HC175AD MOTOROLA

获取价格

Quad D Flip=Flop with Common Clck and Reset
MC74HC175ADG ONSEMI

获取价格

Quad D Flip−Flop with Common Clock and Reset High−Performance Silicon−Ga
MC74HC175ADG ROCHESTER

获取价格

D Flip-Flop, HC/UH Series, 4-Func, Positive Edge Triggered, 1-Bit, Complementary Output, C
MC74HC175ADR2 ONSEMI

获取价格

Quad D Flip-Flop with Common Clock and Reset