5秒后页面跳转
MC74HC139AN PDF预览

MC74HC139AN

更新时间: 2024-11-01 23:05:43
品牌 Logo 应用领域
安森美 - ONSEMI 解码器解复用器
页数 文件大小 规格书
8页 142K
描述
Dual 1-of-4 Decoder/Demultiplexer

MC74HC139AN 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP16,.3
针数:16Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:5
系列:HC/UH输入调节:STANDARD
JESD-30 代码:R-PDIP-T16JESD-609代码:e0
长度:19.175 mm负载电容(CL):50 pF
逻辑集成电路类型:OTHER DECODER/DRIVER最大I(ol):0.004 A
功能数量:2端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):235电源:2/6 V
Prop。Delay @ Nom-Sup:35 ns传播延迟(tpd):175 ns
认证状态:Not Qualified座面最大高度:4.44 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn80Pb20)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mmBase Number Matches:1

MC74HC139AN 数据手册

 浏览型号MC74HC139AN的Datasheet PDF文件第2页浏览型号MC74HC139AN的Datasheet PDF文件第3页浏览型号MC74HC139AN的Datasheet PDF文件第4页浏览型号MC74HC139AN的Datasheet PDF文件第5页浏览型号MC74HC139AN的Datasheet PDF文件第6页浏览型号MC74HC139AN的Datasheet PDF文件第7页 
High–Performance Silicon–Gate CMOS  
The MC74HC139A is identical in pinout to the LS139. The device  
inputs are compatible with standard CMOS outputs; with pullup  
resistors, they are compatible with LSTTL outputs.  
This device consists of two independent 1–of–4 decoders, each of  
which decodes a two–bit Address to one–of–four active–low outputs.  
Active–low Selects are provided to facilitate the demultiplexing and  
cascading functions. The demultiplexing function is accomplished by  
using the Address inputs to select the desired device output, and  
utilizing the Select as a data input.  
http://onsemi.com  
MARKING  
DIAGRAMS  
16  
PDIP–16  
N SUFFIX  
CASE 648  
MC74HC139AN  
AWLYYWW  
16  
16  
1
1
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
16  
SO–16  
D SUFFIX  
CASE 751B  
HC139A  
AWLYWW  
1
Low Input Current: 1.0 µA  
1
High Noise Immunity Characteristic of CMOS Devices  
A
= Assembly Location  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
Chip Complexity: 100 FETs or 25 Equivalent Gates  
LOGIC DIAGRAM  
PIN ASSIGNMENT  
SELECT  
a
1
2
16  
15  
V
2
3
4
5
6
7
CC  
SELECT  
Y0  
A0  
ADDRESS  
INPUTS  
a
a
A0  
a
b
Y1  
a
A1  
a
ACTIVE–LOW  
OUTPUTS  
3
4
14  
13  
A1  
a
A0  
b
Y2  
a
Y0  
a
A1  
b
Y3  
a
Y1  
a
5
6
7
8
12 Y0  
b
PIN 16 = V  
CC  
PIN 8 = GND  
Y2  
a
11  
10  
9
Y1  
1
b
SELECT  
a
Y2  
Y3  
a
b
14  
13  
12  
11  
10  
9
GND  
Y3  
b
Y0  
ADDRESS  
INPUTS  
A0  
b
b
A1  
b
Y1  
b
ACTIVE–LOW  
OUTPUTS  
Y2  
b
Y3  
b
ORDERING INFORMATION  
Device  
Package  
PDIP–16  
SOIC–16  
SOIC–16  
Shipping  
15  
SELECT  
b
MC74HC139AN  
MC74HC139AD  
MC74HC139ADR2  
2000 / Box  
48 / Rail  
FUNCTION TABLE  
Inputs  
Select A1 A0  
Outputs  
Y0 Y1 Y2 Y3  
2500 / Reel  
H
L
L
L
L
X
L
L
H
H
X
L
H
L
H
L
H
H
H
H
H
L
H
H
H
H
H
L
H
H
H
H
L
H
H
X = don’t care  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
March, 2000 – Rev. 7  
MC74HC139A/D  

MC74HC139AN 替代型号

型号 品牌 替代类型 描述 数据表
SNJ54HC138J TI

类似代替

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
MM74HC138N FAIRCHILD

功能相似

3-to-8 Line Decoder

与MC74HC139AN相关器件

型号 品牌 获取价格 描述 数据表
MC74HC139AND MOTOROLA

获取价格

暂无描述
MC74HC139ANG ONSEMI

获取价格

Dual 1−of−4 Decoder/ Demultiplexer
MC74HC139N MOTOROLA

获取价格

Decoder/Driver, CMOS, PDIP16
MC74HC147 MOTOROLA

获取价格

Decimal-to-BCD Encoder High-Performance Silicon-Gate CMOS
MC74HC147D MOTOROLA

获取价格

Decimal-to-BCD Encoder
MC74HC147DD MOTOROLA

获取价格

暂无描述
MC74HC147DR2 MOTOROLA

获取价格

HC/UH SERIES, 9-BIT ENCODER, PDSO16, SOIC-16
MC74HC147DS MOTOROLA

获取价格

暂无描述
MC74HC147JD MOTOROLA

获取价格

暂无描述
MC74HC147JS MOTOROLA

获取价格

Encoder, CMOS, CDIP16