5秒后页面跳转
MC54HCT245AJ PDF预览

MC54HCT245AJ

更新时间: 2024-10-15 00:01:07
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 总线收发器
页数 文件大小 规格书
9页 124K
描述
Octal 3-State Noninverting Bus Transceiver with LSTTL Compatible Inputs

MC54HCT245AJ 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.25系列:HCT
JESD-30 代码:R-CDIP-T20JESD-609代码:e0
长度:24.515 mm逻辑集成电路类型:BUS TRANSCEIVER
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
传播延迟(tpd):33 ns认证状态:Not Qualified
座面最大高度:5.08 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL宽度:7.62 mm
Base Number Matches:1

MC54HCT245AJ 数据手册

 浏览型号MC54HCT245AJ的Datasheet PDF文件第2页浏览型号MC54HCT245AJ的Datasheet PDF文件第3页浏览型号MC54HCT245AJ的Datasheet PDF文件第4页浏览型号MC54HCT245AJ的Datasheet PDF文件第5页浏览型号MC54HCT245AJ的Datasheet PDF文件第6页浏览型号MC54HCT245AJ的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
J SUFFIX  
CERAMIC PACKAGE  
CASE 732–03  
20  
20  
High–Performance Silicon–Gate CMOS  
1
The MC54/74HCT245A is identical in pinout to the LS245. This device  
may be used as a level converter for interfacing TTL or NMOS outputs to  
High Speed CMOS inputs.  
The MC54/74HCT245A is a 3–state noninverting transceiver that is  
used for 2–way asynchronous communication between data buses. The  
device has an active–low Output Enable pin, which is used to place the  
I/O ports into high–impedance states. The Direction control determines  
whether data flows from A to B or from B to A.  
N SUFFIX  
PLASTIC PACKAGE  
CASE 738–03  
1
DW SUFFIX  
SOIC PACKAGE  
CASE 751D–04  
20  
20  
20  
1
SD SUFFIX  
SSOP PACKAGE  
CASE 940C–03  
Output Drive Capability: 15 LSTTL Loads  
TTL/NMOS Compatible Input Levels  
Outputs Directly Interface to CMOS, NMOS and TTL  
Operating Voltage Range: 4.5 to 5.5 V  
Low Input Current: 1.0 µA  
1
DT SUFFIX  
TSSOP PACKAGE  
CASE 948E–02  
1
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
ORDERING INFORMATION  
MC54HCTXXXAJ  
MC74HCTXXXAN  
MC74HCTXXXADW  
MC74HCTXXXASD  
MC74HCTXXXADT  
Ceramic  
Plastic  
SOIC  
SSOP  
TSSOP  
Chip Complexity: 304 FETs or 76 Equivalent Gates  
LOGIC DIAGRAM  
2
3
4
5
6
7
8
9
18  
17  
16  
15  
14  
13  
12  
11  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
B8  
PIN ASSIGNMENT  
A
B
DATA  
PORT  
DATA  
PORT  
DIRECTION  
1
20  
V
CC  
A1  
A2  
A3  
2
3
4
19  
18  
17  
OUTPUT ENABLE  
B1  
B2  
A4  
A5  
A6  
5
6
7
16  
15  
14  
B3  
B4  
B5  
1
DIRECTION  
PIN 20 = V  
CC  
PIN 10 = GND  
19  
OUTPUT ENABLE  
A7  
A8  
8
13  
12  
11  
B6  
B7  
B8  
9
Design Criteria  
Internal Gate Count*  
Value Units  
GND  
10  
76  
1.0  
ea  
ns  
Internal Gate Propagation Delay  
Internal Gate Power Dissipation  
Speed Power Product  
FUNCTION TABLE  
5.0  
µW  
Control Inputs  
Output  
0.005  
pJ  
Enable  
Direction  
Operation  
* Equivalent to a two–input NAND gate.  
L
L
L
H
X
Data Transmitted from Bus B to Bus A  
Data Transmitted from Bus A to Bus B  
Buses Isolated (High–Impedance State)  
H
X = Don’t Care  
2/97  
REV 7  
Motorola, Inc. 1997  

与MC54HCT245AJ相关器件

型号 品牌 获取价格 描述 数据表
MC54HCT32A MOTOROLA

获取价格

Quad 2-Input OR Gate with LSTTL-Compatible Inputs
MC54HCT32AJ MOTOROLA

获取价格

Quad 2-Input OR Gate with LSTTL-Compatible Inputs
MC54HCT373AJ MOTOROLA

获取价格

Octal 3-State Noninverting Transparent Latch with LSTTL-Compatible Inputs
MC54HCT374A MOTOROLA

获取价格

OCTAL 3-STATE NONINVERTING D FLIP-FLOP WITH LSTTL-COM
MC54HCT374AJ MOTOROLA

获取价格

Octal 3-State Noninverting D Flip-Flop with LSTTL-Compatible Inputs
MC54HCT533AJD ROCHESTER

获取价格

Bus Driver
MC54HCT533JDS ROCHESTER

获取价格

Bus Driver
MC54HCT533JS ROCHESTER

获取价格

Bus Driver
MC54HCT534AJ MOTOROLA

获取价格

IC,FLIP-FLOP,OCTAL,D TYPE,HCT-CMOS,DIP,20PIN,CERAMIC
MC54HCT534JS MOTOROLA

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, CDIP20