5秒后页面跳转
MC54HCT74AJ PDF预览

MC54HCT74AJ

更新时间: 2024-11-15 11:08:55
品牌 Logo 应用领域
飞思卡尔 - FREESCALE 触发器逻辑集成电路
页数 文件大小 规格书
5页 190K
描述
Dual D Flip-Flop with Set and Reset with LSTTL Compatible Inputs

MC54HCT74AJ 数据手册

 浏览型号MC54HCT74AJ的Datasheet PDF文件第2页浏览型号MC54HCT74AJ的Datasheet PDF文件第3页浏览型号MC54HCT74AJ的Datasheet PDF文件第4页浏览型号MC54HCT74AJ的Datasheet PDF文件第5页 
SEMICONDUCTOR TECHNICAL DATA  
N SUFFIX  
PLASTIC PACKAGE  
CASE 646–06  
14  
High–Performance Silicon–Gate CMOS  
1
The MC74HCT74A is identical in pinout to the LS74. This device may be  
used as a level converter for interfacing TTL or NMOS outputs to High Speed  
CMOS inputs.  
This device consists of two D flip–flops with individual Set, Reset, and  
Clock inputs. Information at a D–input is transferred to the corresponding Q  
output on the next positive going edge of the clock input. Both Q and Q  
outputs are available from each flip–flop. The Set and Reset inputs are  
asynchronous.  
D SUFFIX  
SOIC PACKAGE  
CASE 751A–03  
14  
1
ORDERING INFORMATION  
MC54HCTXXAJ  
MC74HCTXXAN  
MC74HCTXXAD  
Ceramic  
Plastic  
SOIC  
Output Drive Capability: 10 LSTTL Loads  
TTL NMOS Compatible Input Levels  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 4.5 to 5.5 V  
Low Input Current: 1.0 µA  
PIN ASSIGNMENT  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
RESET 1  
DATA 1  
1
2
14  
13  
V
CC  
Chip Complexity: 136 FETs or 34 Equivalent Gates  
RESET 2  
LOGIC DIAGRAM  
3
4
12  
11  
CLOCK 1  
SET 1  
DATA 2  
CLOCK 2  
1
RESET 1  
Q1  
Q1  
5
6
10  
9
SET 2  
Q2  
5
6
2
3
DATA 1  
Q1  
Q1  
GND  
7
8
Q2  
CLOCK 1  
4
SET 1  
FUNCTION TABLE  
13  
RESET 2  
Inputs  
Set Reset Clock Data  
Outputs  
Q
Q
9
8
12  
DATA 2  
Q2  
Q2  
L
H
L
H
H
H
H
H
H
L
L
H
H
H
H
H
X
X
X
X
X
X
H
L
X
X
X
H
L
H*  
H
L
L
H
H*  
L
11  
10  
CLOCK 2  
SET 2  
H
L
H
No Change  
No Change  
No Change  
PIN 14 = V  
CC  
PIN 7 = GND  
* Both outputs will remain high as long as  
Set and Reset are low, but the output  
states are unpredictable if Set and Reset  
go high simultaneously.  
Design Criteria  
Internal Gate Count*  
Value  
34  
Units  
ea.  
ns  
Internal Gate Propagation Delay  
Internal Gate Power Dissipation  
Speed Power Product  
1.5  
5.0  
µW  
pJ  
.0075  
* Equivalent to a two–input NAND gate.  
10/95  
REV 6  
Motorola, Inc. 1995  

与MC54HCT74AJ相关器件

型号 品牌 获取价格 描述 数据表
MC54HCT74AJD MOTOROLA

获取价格

IC,FLIP-FLOP,DUAL,D TYPE,HCT-CMOS,DIP,14PIN,CERAMIC
MC54HCTXXXAJ MOTOROLA

获取价格

OCTAL 3-STATE NONINVERTING D FLIP-FLOP WITH LSTTL-COM
MC54HCU04JD MOTOROLA

获取价格

Inverter, HC/UH Series, 6-Func, 1-Input, CMOS, CDIP14, CERAMIC, DIP-14
MC54HCXXJ MOTOROLA

获取价格

High–Performance Silicon–Gate CMOS
MC54HCXXXAJ MOTOROLA

获取价格

OCTAL 3-STATE INVERTING TRANSPARENT LATCH HIGH-PERFORMANCE SILICON-GATE CMOS
MC54HCXXXXAJ MOTOROLA

获取价格

ANALOG MULTIPLEXERS/ DEMULTIPLEXERS
MC54HCXXXXAJ FREESCALE

获取价格

Quad Analog Switch/Multiplexer/Demultiplexer
MC54HCXXXXJ ONSEMI

获取价格

High-Performance Silicon-Gate CMOS
MC54HCXXXXJ FREESCALE

获取价格

Analog Multiplexers/ Demultiplexers High-Performance Silicon-Gate CMOS
MC54MS-14 SPECTRUM

获取价格

Double Balanced Mixer, 3500MHz Min, 12000MHz Max, 9.5dB Conversion Loss-Max, MS3D, 3 PIN