5秒后页面跳转
MC54HC365J PDF预览

MC54HC365J

更新时间: 2024-11-14 00:01:07
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA /
页数 文件大小 规格书
7页 104K
描述
Hex 3-State Noninverting Buffer with Common Enables

MC54HC365J 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP16,.3
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.23
其他特性:WITH DUAL OUTPUT ENABLE控制类型:ENABLE LOW
系列:HC/UHJESD-30 代码:R-GDIP-T16
JESD-609代码:e0长度:19.495 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.006 A位数:6
功能数量:1端口数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:2/6 V
Prop。Delay @ Nom-Sup:36 ns传播延迟(tpd):36 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mmBase Number Matches:1

MC54HC365J 数据手册

 浏览型号MC54HC365J的Datasheet PDF文件第2页浏览型号MC54HC365J的Datasheet PDF文件第3页浏览型号MC54HC365J的Datasheet PDF文件第4页浏览型号MC54HC365J的Datasheet PDF文件第5页浏览型号MC54HC365J的Datasheet PDF文件第6页浏览型号MC54HC365J的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
J SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
High–Performance Silicon–Gate CMOS  
16  
16  
The MC54/74HC365 is identical in pinout to the LS365. The device inputs  
are compatible with standard CMOS outputs; with pullup resistors, they are  
compatible with LSTTL outputs.  
This device is a high–speed hex buffer with 3–state outputs and two  
common active–low Output Enables. When either of the enables is high, the  
buffer outputs are placed into high–impedance states. The HC365 has  
noninverting outputs.  
1
N SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
1
Output Drive Capability: 15 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
DT SUFFIX  
TSSOP PACKAGE  
CASE 948F–01  
Low Input Current: 1 µA  
16  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
1
ORDERING INFORMATION  
Chip Complexity: 90 FETs or 22.5 Equivalent Gates  
MC54HCXXXJ  
Ceramic  
Plastic  
TSSOP  
MC74HCXXXN  
MC74HCXXXDT  
LOGIC DIAGRAM  
2
3
5
7
A0  
A1  
A2  
A3  
A4  
A5  
Y0  
Y1  
Y2  
Y3  
Y4  
Y5  
PIN ASSIGNMENT  
OUTPUT  
4
1
2
16  
15  
V
CC  
OUTPUT  
ENABLE 2  
ENABLE 1  
A0  
6
Y0  
A1  
3
4
5
6
7
8
14  
13  
12  
11  
10  
9
A5  
Y5  
A4  
Y4  
A3  
Y3  
10  
12  
14  
9
Y1  
A2  
11  
13  
Y2  
GND  
1
15  
OUTPUT ENABLE 1  
OUTPUT ENABLE 2  
PIN 16 = V  
PIN 8 = GND  
CC  
FUNCTION TABLE  
Inputs  
Output  
Y
Enable Enable  
1
2
A
L
L
H
X
L
L
X
H
L
H
X
X
L
H
Z
Z
X = don’t care  
Z = high impedance  
10/95  
REV 6  
Motorola, Inc. 1995  

与MC54HC365J相关器件

型号 品牌 获取价格 描述 数据表
MC54HC366 MOTOROLA

获取价格

Hex 3-State Inverting Buffer with Common Enables
MC54HC366 FREESCALE

获取价格

Hex 3-State Inverting Buffer with Common Enables
MC54HC366J MOTOROLA

获取价格

Hex 3-State Inverting Buffer with Common Enables
MC54HC367 MOTOROLA

获取价格

Hex 3-State Noninverting Buffer with Separate 2-Bit and 4-Bit Sections
MC54HC367J MOTOROLA

获取价格

Hex 3-State Noninverting Buffer with Separate 2-Bit and 4-Bit Sections
MC54HC367JD MOTOROLA

获取价格

暂无描述
MC54HC367JDS MOTOROLA

获取价格

暂无描述
MC54HC373A MOTOROLA

获取价格

Octal 3-State Non-Inverting Transparent Latch
MC54HC373A FREESCALE

获取价格

Octal 3-State Non-Inverting Transparent Latch
MC54HC373AJ MOTOROLA

获取价格

Octal 3-State Non-Inverting Transparent Latch