5秒后页面跳转
MC10EP17 PDF预览

MC10EP17

更新时间: 2024-11-05 22:58:07
品牌 Logo 应用领域
安森美 - ONSEMI 驱动器
页数 文件大小 规格书
8页 87K
描述
3.3V / 5VECL Quad Differential Driver/Receiver

MC10EP17 数据手册

 浏览型号MC10EP17的Datasheet PDF文件第2页浏览型号MC10EP17的Datasheet PDF文件第3页浏览型号MC10EP17的Datasheet PDF文件第4页浏览型号MC10EP17的Datasheet PDF文件第5页浏览型号MC10EP17的Datasheet PDF文件第6页浏览型号MC10EP17的Datasheet PDF文件第7页 
MC10EP17, MC100EP17  
3.3V / 5VĄECL Quad  
Differential Driver/Receiver  
The MC10/100EP17 is a 4-bit differential line receiver based on the  
EP16 device. The >3.0 GHz maximum frequency provided by the high  
frequency outputs makes the device ideal for buffering of very high  
speed oscillators.  
http://onsemi.com  
MARKING  
The V pin, an internally generated voltage supply, is available to  
BB  
this device only. For single-ended input conditions, the unused  
DIAGRAMS*  
differential input is connected to V as a switching reference voltage.  
BB  
V
BB  
may also rebias AC coupled inputs. When used, decouple V  
BB  
20  
and V via a 0.01 mF capacitor and limit current sourcing or sinking  
CC  
20  
to 0.5 mA. When not used, V should be left open.  
BB  
XXXX  
EP17  
ALYW  
1
The design incorporates two stages of gain, internal to the device,  
making it an excellent choice for use in high bandwidth amplifier  
applications.  
TSSOP–20  
DT SUFFIX  
CASE 948E  
1
Inputs of unused gates can be left open and will not affect the  
operation of the rest of the device. All V and V pins must be  
externally connected to power supply to guarantee proper operation.  
The 100 Series contains temperature compensation.  
CC  
EE  
20  
20  
MCXXXEP17  
AWLYYWW  
220 ps Typical Propagation Delay  
1
Maximum Frequency >3.0 GHz Typical  
SO–20  
DW SUFFIX  
CASE 751D  
1
PECL Mode Operating Range: V = 3.0 V to 5.5 V  
CC  
with V = 0 V  
EE  
NECL Mode Operating Range: V = 0 V  
XXXX = MC10 or 100  
CC  
XXX  
A
L,  
WL  
Y, YY  
= 10 or 100  
with V = –3.0 V to –5.5 V  
EE  
= Assembly Location  
= Assembly Lot  
= Wafer Lot  
Open Input Default State  
Safety Clamp on Inputs  
Q Output Will Default LOW with Inputs Open or at V  
= Year  
EE  
W, WW = Work Week  
V Output  
BB  
*For additional information, see Application Note  
AND8002/D  
ORDERING INFORMATION  
Device  
Package  
Shipping  
MC10EP17DT  
TSSOP–20  
75 Units/Rail  
MC10EP17DTR2 TSSOP–20 2500 Tape & Reel  
MC100EP17DT TSSOP–20 75 Units/Rail  
MC100EP17DTR2 TSSOP–20 2500 Tape & Reel  
MC10EP17DW  
SO–20  
38 Units/Rail  
MC10EP17DWR2  
MC100EP17DW  
SO–20  
SO–20  
1000 Tape & Reel  
38 Units/Rail  
MC100EP17DWR2  
SO–20  
1000 Tape & Reel  
Semiconductor Components Industries, LLC, 2002  
1
Publication Order Number:  
September, 2002 – Rev. 4  
MC10EP17/D  

与MC10EP17相关器件

型号 品牌 获取价格 描述 数据表
MC10EP17_06 ONSEMI

获取价格

3.3V / 5V ECL Quad Differential Driver/Receiver
MC10EP17DT ONSEMI

获取价格

3.3V / 5VECL Quad Differential Driver/Receiver
MC10EP17DTG ONSEMI

获取价格

3.3V / 5V ECL Quad Differential Driver/Receiver
MC10EP17DTR2 ONSEMI

获取价格

3.3V / 5VECL Quad Differential Driver/Receiver
MC10EP17DTR2G ONSEMI

获取价格

3.3V / 5V ECL Quad Differential Driver/Receiver
MC10EP17DW ONSEMI

获取价格

3.3V / 5VECL Quad Differential Driver/Receiver
MC10EP17DWG ONSEMI

获取价格

3.3V / 5V ECL Quad Differential Driver/Receiver
MC10EP17DWR2 ONSEMI

获取价格

3.3V / 5VECL Quad Differential Driver/Receiver
MC10EP17DWR2G ONSEMI

获取价格

3.3V / 5V ECL Quad Differential Driver/Receiver
MC10EP17MNG ONSEMI

获取价格

3.3V / 5V ECL Quad Differential Driver/Receiver