5秒后页面跳转
MC10115FNR2 PDF预览

MC10115FNR2

更新时间: 2024-09-15 04:59:43
品牌 Logo 应用领域
安森美 - ONSEMI 接口集成电路
页数 文件大小 规格书
4页 103K
描述
Quad Line Receiver

MC10115FNR2 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QLCC包装说明:QCCJ, LDCC20,.4SQ
针数:20Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.68差分输出:NO
输入特性:DIFFERENTIAL接口集成电路类型:LINE RECEIVER
接口标准:GENERAL PURPOSEJESD-30 代码:S-PQCC-J20
JESD-609代码:e0长度:8.965 mm
湿度敏感等级:1标称负供电电压:-5.2 V
功能数量:4端子数量:20
最高工作温度:85 °C最低工作温度:-30 °C
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC20,.4SQ封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):NOT SPECIFIED
电源:-5.2 V认证状态:Not Qualified
最大接收延迟:2.9 ns接收器位数:4
座面最大高度:4.57 mm子类别:Line Driver or Receivers
最大压摆率:29 mA表面贴装:YES
技术:ECL温度等级:OTHER
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:8.965 mm
Base Number Matches:1

MC10115FNR2 数据手册

 浏览型号MC10115FNR2的Datasheet PDF文件第2页浏览型号MC10115FNR2的Datasheet PDF文件第3页浏览型号MC10115FNR2的Datasheet PDF文件第4页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10115 is a quad differential amplifier designed for use in sensing  
differential signals over long lines. The base bias supply (V ) is made available  
BB  
at pin 9 to make the device useful as a Schmitt trigger, or in other applications  
where a stable reference voltage is necessary.  
Active current sources provide the MC10115 with excellent common mode  
noise rejection. If any amplifier in a package is not used, one input of that  
amplifier must be connected to V  
source bias network.  
(pin 9) to prevent upsetting the current  
BB  
L SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
P
= 110 mW typ/pkg (No Load)  
= 2.0 ns typ  
D
t
pd  
P SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
t , t = 2.0 ns typ (20%–80%)  
r f  
FN SUFFIX  
PLCC  
CASE 775–02  
LOGIC DIAGRAM  
4
5
2
DIP  
PIN ASSIGNMENT  
7
6
3
V
A
V
CC2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
10  
11  
14  
D
C
D
D
C
C
OUT  
OUT  
IN  
OUT  
OUT  
B
13  
12  
15  
9
A
IN  
V
*
BB  
A
IN  
IN  
B
V
V
V
= PIN 1  
= PIN 16  
= PIN 8  
IN  
IN  
CC1  
CC2  
EE  
B
IN  
IN  
VBB  
V
EE  
*V  
to be used to supply bias to the MC10115 only and bypassed (when used)  
with 0.01 µF to 0.1 µF capacitor to ground (0 V). V can source < 1.0 mA.  
BB  
BB  
When the input pin with the bubble goes positive, the output goes negative.  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion  
Tables on page 6–11 of the Motorola MECL Data  
Book (DL122/D).  
3/93  
Motorola, Inc. 1996  
REV 5  

MC10115FNR2 替代型号

型号 品牌 替代类型 描述 数据表
MC10115FN ONSEMI

功能相似

Quad Line Receiver
MC10115FN MOTOROLA

功能相似

Quad Line Receiver
MC10H115FN MOTOROLA

功能相似

Quad Line Receiver

与MC10115FNR2相关器件

型号 品牌 获取价格 描述 数据表
MC10115L ONSEMI

获取价格

Quad Line Receiver
MC10115L MOTOROLA

获取价格

Quad Line Receiver
MC10115LDS MOTOROLA

获取价格

Line Driver/Receiver, ECL10K, CDIP16
MC10115LR2 ONSEMI

获取价格

Quad Line Receiver
MC10115LS MOTOROLA

获取价格

Line Driver/Receiver, ECL10K, CDIP16
MC10115P MOTOROLA

获取价格

Quad Line Receiver
MC10115P ONSEMI

获取价格

Quad Line Receiver
MC10115PD MOTOROLA

获取价格

Line Driver/Receiver, ECL10K, PDIP16
MC10115PR2 ONSEMI

获取价格

Quad Line Receiver
MC10115PS MOTOROLA

获取价格

Line Driver/Receiver, ECL10K, PDIP16