5秒后页面跳转
MC100LVELT20DR2G PDF预览

MC100LVELT20DR2G

更新时间: 2024-02-07 18:50:55
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
7页 107K
描述
3.3VLVTTL/LVCMOS to Differential LVPECL Translator

MC100LVELT20DR2G 技术参数

是否无铅: 不含铅生命周期:Active
零件包装代码:SOIC包装说明:SOP, SOP8,.25
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.51最大延迟:0.49 ns
接口集成电路类型:TTL/CMOS TO PECL TRANSLATORJESD-30 代码:R-PDSO-G8
JESD-609代码:e3长度:4.9 mm
湿度敏感等级:1位数:1
功能数量:1端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
输出锁存器或寄存器:NONE输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Level Translators
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:3.9 mm
Base Number Matches:1

MC100LVELT20DR2G 数据手册

 浏览型号MC100LVELT20DR2G的Datasheet PDF文件第2页浏览型号MC100LVELT20DR2G的Datasheet PDF文件第3页浏览型号MC100LVELT20DR2G的Datasheet PDF文件第4页浏览型号MC100LVELT20DR2G的Datasheet PDF文件第5页浏览型号MC100LVELT20DR2G的Datasheet PDF文件第6页浏览型号MC100LVELT20DR2G的Datasheet PDF文件第7页 
MC100LVELT20  
Product Preview  
3.3VꢀLVTTL/LVCMOS to  
Differential LVPECL  
Translator  
http://onsemi.com  
Description  
The MC100LVELT20 is a 3.3 V TTL/CMOS to differential PECL  
translator. Because PECL (Positive ECL) levels are used, only + 3.3 V  
and ground are required. The small outline SOIC8 package and the  
single gate of the MC100LVELT20 makes it ideal for those  
applications where space, performance, and low power are at a  
premium.  
MARKING  
DIAGRAM  
8
8
KVT20  
ALYW  
G
1
The 100 Series contains temperature compensation.  
SO8  
1
D SUFFIX  
CASE 751  
Features  
390 ps Typical Propagation Delay  
Maximum Input Clock Frequency > 0.8 GHz Typical  
A
L
= Assembly Location  
= Wafer Lot  
Operating Range V = 3.0 V to 3.6 V with GND = 0 V  
CC  
Y
W
G
= Year  
= Work Week  
= PbFree Package  
PNP TTL Input for Minimal Loading  
Q Output will Default HIGH with Input Open  
PbFree Packages are Available  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
This document contains information on a product under development. ON Semiconductor  
reserves the right to change or discontinue this product without notice.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 Rev. P3  
MC100LVELT20/D  

MC100LVELT20DR2G 替代型号

型号 品牌 替代类型 描述 数据表
MC100LVELT20DR2 ONSEMI

完全替代

3.3V LVTTL/LVCMOS to Differential LVPECL Translator

与MC100LVELT20DR2G相关器件

型号 品牌 获取价格 描述 数据表
MC100LVELT22 ONSEMI

获取价格

Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22_07 ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22_16 ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22D ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DG ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DR2 ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DR2 MOTOROLA

获取价格

DUAL TTL/CMOS TO PECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO8, PLASTIC, SOIC-8
MC100LVELT22DR2G ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DT ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DTG ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator