5秒后页面跳转
MC100LVEL92DWR2 PDF预览

MC100LVEL92DWR2

更新时间: 2024-02-02 04:28:02
品牌 Logo 应用领域
安森美 - ONSEMI 转换器电平转换器驱动程序和接口锁存器接口集成电路光电二极管
页数 文件大小 规格书
6页 113K
描述
5V Triple PECL Input to LVPECL Output Translator

MC100LVEL92DWR2 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP-20
针数:20Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:5.2
Is Samacsys:N最大延迟:0.73 ns
接口集成电路类型:PECL TO LVPECL TRANSLATORJESD-30 代码:R-PDSO-G20
JESD-609代码:e0长度:12.8 mm
位数:1功能数量:3
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出锁存器或寄存器:NONE
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):240电源:3.3,5 V
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:Level Translators最大供电电压:3.8 V
最小供电电压:3 V标称供电电压:3.3 V
电源电压1-最大:5.5 V电源电压1-分钟:4.5 V
电源电压1-Nom:5 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn80Pb20)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:7.5 mm
Base Number Matches:1

MC100LVEL92DWR2 数据手册

 浏览型号MC100LVEL92DWR2的Datasheet PDF文件第2页浏览型号MC100LVEL92DWR2的Datasheet PDF文件第3页浏览型号MC100LVEL92DWR2的Datasheet PDF文件第4页浏览型号MC100LVEL92DWR2的Datasheet PDF文件第5页浏览型号MC100LVEL92DWR2的Datasheet PDF文件第6页 
MC100LVEL92  
5VꢀTriple PECL Input to  
LVPECL Output Translator  
Description  
The MC100LVEL92 is a triple PECL input to LVPECL output  
translator. The device receives standard PECL signals and translates  
them to differential LVPECL output signals.  
http://onsemi.com  
To accomplish the PECL to LVPECL level translation, the  
MC100LVEL92 requires three power rails. The V supply is to be  
CC  
connected to the standard 5 V PECL supply, the LV supply is to be  
CC  
connected to the 3.3 V LVPECL supply, and Ground is connected to  
the system ground plane. Both the V and LV should be bypassed  
CC  
CC  
to ground with 0.01 mf capacitors.  
The PECL V pin, an internally generated voltage supply, is  
SO20 WB  
DW SUFFIX  
CASE 751D  
BB  
available to this device only. For single-ended input conditions, the  
unused differential input is connected to V as a switching reference  
BB  
voltage. V  
may also rebias AC coupled inputs. When used,  
BB  
decouple V  
and V  
via a 0.01 mF capacitor and limit current  
BB  
CC  
MARKING DIAGRAM*  
sourcing or sinking to 0.5 mA. When not used, V  
left open.  
should be  
BB  
20  
Features  
500 ps Propagation Delays  
5 V and 3.3 V Supplies Required  
ESD Protection: Human Body Model; >2 kV,  
Machine Model; >200 V  
100LVEL92  
AWLYYWWG  
1
The 100 Series Contains Temperature Compensation  
LVPECL Operating Range: LV = 3.0 V to 3.8 V  
A
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= PbFree Package  
CC  
WL  
YY  
WW  
G
PECL Operating Range: V = 4.5 V to 5.5 V  
CC  
Internal Input Pulldown Resistors  
Q Output will Default LOW with Inputs Open or < GND + 1.3 V  
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test  
Moisture Sensitivity Level 1  
*For additional marking information, refer to  
Application Note AND8002/D.  
For Additional Information, see Application Note AND8003/D  
Flammability Rating: UL 94 V0 @ 0.125 in,  
Oxygen Index 28 to 34  
Transistor Count = 247 devices  
PbFree Packages are Available*  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
*For additional information on our PbFree strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 Rev. 11  
MC100LVEL92/D  

与MC100LVEL92DWR2相关器件

型号 品牌 获取价格 描述 数据表
MC100LVEL92DWR2G ONSEMI

获取价格

5V Triple PECL Input to LVPECL Output Translator
MC100LVELT20 ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20_06 ONSEMI

获取价格

3.3VLVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20D ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20DG ONSEMI

获取价格

3.3VLVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20DR2 ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20DR2G ONSEMI

获取价格

3.3VLVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22 ONSEMI

获取价格

Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22_07 ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22_16 ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator