Datasheet > 驱动程序和接口 > 电平转换器> MC100LVEL92DWR2G

MC100LVEL92DWR2G

更新时间： 2024-02-18 11:12:46

品牌	Logo	应用领域
安森美 - ONSEMI		转换器
页数	文件大小	规格书
6页	113K
描述
5V Triple PECL Input to LVPECL Output Translator

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

MC100LVEL92DWR2G 数据手册

MC100LVEL92

5VꢀTriple PECL Input to

LVPECL Output Translator

Description

The MC100LVEL92 is a triple PECL input to LVPECL output

translator. The device receives standard PECL signals and translates

them to differential LVPECL output signals.

http://onsemi.com

To accomplish the PECL to LVPECL level translation, the

MC100LVEL92 requires three power rails. The V supply is to be

connected to the standard 5 V PECL supply, the LV supply is to be

connected to the 3.3 V LVPECL supply, and Ground is connected to

the system ground plane. Both the V and LV should be bypassed

to ground with 0.01 mf capacitors.

The PECL V pin, an internally generated voltage supply, is

SO−20 WB

DW SUFFIX

CASE 751D

available to this device only. For single-ended input conditions, the

unused differential input is connected to V as a switching reference

voltage. V

may also rebias AC coupled inputs. When used,

decouple V

and V

via a 0.01 mF capacitor and limit current

MARKING DIAGRAM*

sourcing or sinking to 0.5 mA. When not used, V

left open.

should be

Features

• 500 ps Propagation Delays

• 5 V and 3.3 V Supplies Required

• ESD Protection: Human Body Model; >2 kV,

Machine Model; >200 V

100LVEL92

AWLYYWWG

• The 100 Series Contains Temperature Compensation

• LVPECL Operating Range: LV = 3.0 V to 3.8 V

= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb−Free Package

• PECL Operating Range: V = 4.5 V to 5.5 V

• Internal Input Pulldown Resistors

• Q Output will Default LOW with Inputs Open or < GND + 1.3 V

• Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test

• Moisture Sensitivity Level 1

*For additional marking information, refer to

Application Note AND8002/D.

For Additional Information, see Application Note AND8003/D

• Flammability Rating: UL 94 V−0 @ 0.125 in,

Oxygen Index 28 to 34

• Transistor Count = 247 devices

• Pb−Free Packages are Available*

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 5 of this data sheet.

*For additional information on our Pb−Free strategy and soldering details, please

download the ON Semiconductor Soldering and Mounting Techniques

Reference Manual, SOLDERRM/D.

Semiconductor Components Industries, LLC, 2006

Publication Order Number:

November, 2006 − Rev. 11

MC100LVEL92/D

12 3 4 5 6

中文翻译

下载PDF

MC100LVEL92DWR2G 替代型号

型号	品牌	替代类型	描述	数据表
MC100LVEL92DWG	ONSEMI	类似代替	5V Triple PECL Input to LVPECL Output Translator

与MC100LVEL92DWR2G相关器件

型号	品牌	获取价格	描述	数据表
MC100LVELT20	ONSEMI	获取价格	3.3V LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20_06	ONSEMI	获取价格	3.3VLVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20D	ONSEMI	获取价格	3.3V LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20DG	ONSEMI	获取价格	3.3VLVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20DR2	ONSEMI	获取价格	3.3V LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20DR2G	ONSEMI	获取价格	3.3VLVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22	ONSEMI	获取价格	Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22_07	ONSEMI	获取价格	3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22_16	ONSEMI	获取价格	3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22D	ONSEMI	获取价格	3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator

与MC100LVEL92DWR2G相关文章

REF03GPZ资料解读：主要特征、技术参数、应用场景
2024-08-05

48
一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

100
RT9172资料手册解读：关节特性、引脚信息、参数说明
2024-07-30

87
一文带你了解SM8760CA资料：主要参数特征
2024-07-30

87

产品中心

服务支持

精选活动

关于我们

帮助中心

MC100LVEL92DWR2G

MC100LVEL92DWR2G 数据手册

MC100LVEL92DWR2G 替代型号

与MC100LVEL92DWR2G相关器件

与MC100LVEL92DWR2G相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC100LVEL92DWR2G

MC100LVEL92DWR2G 数据手册

MC100LVEL92DWR2G 替代型号

与MC100LVEL92DWR2G相关器件

与MC100LVEL92DWR2G相关文章

您还可以找

您在本页遇到什么问题？