5秒后页面跳转
MC100LVEL92DW PDF预览

MC100LVEL92DW

更新时间: 2024-02-19 00:08:45
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 接口集成电路光电二极管
页数 文件大小 规格书
3页 75K
描述
Triple PECL to LVPECL Translator

MC100LVEL92DW 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:SOP, SOP20,.4Reach Compliance Code:unknown
风险等级:5.8接口集成电路类型:PECL TO LVPECL TRANSLATOR
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
电源:3.3,5 V认证状态:Not Qualified
子类别:Level Translators表面贴装:YES
技术:ECL100K温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
Base Number Matches:1

MC100LVEL92DW 数据手册

 浏览型号MC100LVEL92DW的Datasheet PDF文件第2页浏览型号MC100LVEL92DW的Datasheet PDF文件第3页 
SEMICONDUCTOR TECHNICAL DATA  
The MC100LVEL92 is a triple PECL to LVPECL translator. The device  
receives standard PECL signals and translates them to differential  
LVPECL output signals.  
500ps Propagation Delays  
Fully Differential Design  
20–Lead SOIC Package  
5V and 3.3V Supplies Required  
>1500V ESD  
20  
1
A PECL V  
output is provided for interfacing single ended PECL  
BB  
signals at the inputs. If a single ended PECL input is to be used the PECL  
output should be connected to the D input and the active signal will  
V
DW SUFFIX  
PLASTIC SOIC PACKAGE  
CASE 751D-04  
BB  
drive the D input. When used the PECL V  
should be bypassed to  
is designed to act as a  
BB  
BB  
ground via a 0.01µf capacitor. The PECL V  
switching reference for the MC100LVEL92 under single ended input  
conditions, as a result the pin can only source/sink 0.5mA of current.  
To accomplish the PECL to LVPECL level translation, the  
MC100LVEL92 requires three power rails. The V  
connected to the standard PECL supply, the LVCC supply is to be  
connected to the LVPECL supply, and Ground is connected to the system  
supply is to be  
CC  
ground plane. Both the V  
with a 0.01µf capacitor.  
and LVCC should be bypassed to ground  
CC  
Under open input conditions, the D input will be biased at a V /2  
CC  
voltage level and the D input will be pulled to ground. This condition will  
force the “Q” output low, ensuring stability.  
PIN NAMES  
Pins  
Function  
Dn  
Qn  
PECL Inputs  
LVPECL Outputs  
V
PECL Reference Voltage Output  
BB  
LVCC  
V
CC  
V
CC  
for LVPECL Output  
for PECL Inputs  
V
CC  
GND  
Common Ground Rail  
Logic Diagram and Pinout: 20-Lead SOIC (Top View)  
V
Q0  
19  
Q0 LVCC  
Q1  
16  
Q1  
15  
LVCC Q2  
Q2  
12  
V
CC  
CC  
20  
18  
17  
14  
13  
11  
LVPECL  
LVPECL  
LVPECL  
PECL  
1
PECL  
4
PECL  
7
2
3
5
6
8
9
10  
V
D0  
D0 PECL D1  
D1 PECL D2  
D2  
GND  
CC  
V
V
BB  
BB  
7/97  
Motorola, Inc. 1997  
REV 2  

与MC100LVEL92DW相关器件

型号 品牌 获取价格 描述 数据表
MC100LVEL92DWG ONSEMI

获取价格

5V Triple PECL Input to LVPECL Output Translator
MC100LVEL92DWR2 ONSEMI

获取价格

5V Triple PECL Input to LVPECL Output Translator
MC100LVEL92DWR2G ONSEMI

获取价格

5V Triple PECL Input to LVPECL Output Translator
MC100LVELT20 ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20_06 ONSEMI

获取价格

3.3VLVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20D ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20DG ONSEMI

获取价格

3.3VLVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20DR2 ONSEMI

获取价格

3.3V LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT20DR2G ONSEMI

获取价格

3.3VLVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22 ONSEMI

获取价格

Dual LVTTL/LVCMOS to Differential LVPECL Translator