MC-ACT-HDLC-VLOG

更新时间： 2024-11-05 11:11:11

品牌	Logo	应用领域
ACTEL		/
页数	文件大小	规格书
5页	278K
描述
UTOPIA Level 3 PHY

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC-ACT-HDLC-VLOG 数据手册

AvnetCore: Datasheet

Version 1.0, July 2006

UTOPIA Level 3 PHY

Intended Use:

—

ATM Cell Processors

PHY Processors

ATM Bridges & Gaskets

DSL ASSP interfaces

UNI/MAC

Microprocessor interfaces

Features:

top_slave

—

Function compatible with ATM Forum af-phy-0136.000

top_egr_slave

Asynchronous/synchronous FIFO using RAM

Up to 256 PHY ports supported

8/16/32 bit interfaces supported

Direct and polled status

TxClk

TxData

TxEnb_n

TxClav

TxSoc

rd_data

rd_enb

rd_clk

wr_data

wr_enb

a_full

fifo_16 / fifo_8

tx_utopia3_slave

rd_flag

TxPrty

TxAddr

Simple system side FIFO interface

Flow control and polling integrated

reset_n

top_ing_slave

Targeted Devices:

RxClk

RxData

RxEnb_n

RxClav

wr_data

wr_flag

wr_enb

wr_clk

rd_data

rd_enb

rd_flag

—

Axcelerator Family

fifo_16 / fifo_8

rx_utopia3_slave

RxPrty

ProASIC 3 Family

RxSoc

PLUS®

RxAddr

ProASIC

Family

Core Deliverables:

—

Netlist Version

> Compiled RTL simulation model, compliant with the Actel

Libero environment

> Netlist compatible with the Actel Designer place and route tool

—

RTL Version

> VHDL Source Code

All

Block Diagram

> User Guide

> Test Bench

UTOPIA (Universal Test and Operations PHY Interface for ATM) Level 3 defines the

interface between the ATM or LINK layer and a Physical Layer (PHY) device. The

UTOPIA Level 3 standard defines a full duplex interface with a Master/Slave format.

The Slave or LINK layer device responds to the requests from the PHY or Master

device. The Master performs PHY arbitration and initiates data transfers to and from

the Slave. The ATM forum has defined the UTOPIA Level 3 as either 8 or 32 bits in

width, at up to 104 MHz, supporting an OC48 channel at 2.5 Gbps.

Synthesis and Simulation Support:

—

Synthesis: Synplicity

Simulation: ModelSim

Other tools supported upon request

Verification:

—

Test Bench

—

Test Vectors

12 3 4 5

中文翻译

下载PDF

与MC-ACT-HDLC-VLOG相关器件

型号	品牌	获取价格	描述	数据表
MC-ACT-RSENC-NET	ACTEL	获取价格	Reed-Solomon Encoder
MC-ACT-RSENCU-NET	ACTEL	获取价格	Reed-Solomon Encoder
MC-ACT-RSENCU-VHDL	ACTEL	获取价格	Reed-Solomon Encoder
MC-ACT-RSENCU-VLOG	ACTEL	获取价格	Reed-Solomon Encoder
MC-ACT-RSENC-VHDL	ACTEL	获取价格	Reed-Solomon Encoder
MC-ACT-RSENC-VLOG	ACTEL	获取价格	Reed-Solomon Encoder
MC-ACT-SDRAMDDR-NET	ACTEL	获取价格	Double Data Rate SDRAM Controller
MC-ACT-SDRAMDDR-VHDL	ACTEL	获取价格	Double Data Rate SDRAM Controller
MC-ACT-UARTF	ACTEL	获取价格	FastUART
MC-ACT-UARTF-NET	ACTEL	获取价格	FastUART