5秒后页面跳转
MC-ACT-SDRAMDDR-VHDL PDF预览

MC-ACT-SDRAMDDR-VHDL

更新时间: 2024-01-05 21:41:09
品牌 Logo 应用领域
ACTEL 微控制器和处理器外围集成电路uCs集成电路uPs集成电路动态存储器双倍数据速率
页数 文件大小 规格书
5页 291K
描述
Double Data Rate SDRAM Controller

MC-ACT-SDRAMDDR-VHDL 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:unknownHTS代码:8542.31.00.01
风险等级:5.62Is Samacsys:N
JESD-30 代码:R-XXMA-X封装主体材料:UNSPECIFIED
封装形状:UNSPECIFIED封装形式:MICROELECTRONIC ASSEMBLY
认证状态:Not Qualified表面贴装:NO
技术:CMOS端子形式:UNSPECIFIED
端子位置:UNSPECIFIEDuPs/uCs/外围集成电路类型:MICROPROCESSOR CIRCUIT
Base Number Matches:1

MC-ACT-SDRAMDDR-VHDL 数据手册

 浏览型号MC-ACT-SDRAMDDR-VHDL的Datasheet PDF文件第2页浏览型号MC-ACT-SDRAMDDR-VHDL的Datasheet PDF文件第3页浏览型号MC-ACT-SDRAMDDR-VHDL的Datasheet PDF文件第4页浏览型号MC-ACT-SDRAMDDR-VHDL的Datasheet PDF文件第5页 
AvnetCore: Datasheet  
Version 1.0, July 2006  
Double Data Rate  
SDRAM Controller  
Intended Use:  
Supports All Standard DDR SDRAM Memory Types  
High-Speed Networking  
Embedded Computing  
Digital Video  
Features:  
reset  
DDR SDRAM dynamic burst length support for burst lengths of  
ddr_clk  
clkx2  
2, 4, or 8 per access  
sys_clk  
Supports DRAM data path widths of 16, 32, 64, and 72 bits  
Supports multiple bank interleaving with read and write  
commands, and all read and write commands are issued at the  
earliest possible time with maximum efficiency  
CAS latency 2.0 support  
clk_module  
fpga_clk  
ddr_clk_fb  
ddr_addr  
ddr_dm  
ddr_bank  
ddr_ras  
ddr_cas  
ddr_we  
ddr_dqs  
ddr_cs  
smp_clk  
smp_delay  
fpga_clk  
DDR  
sys_cmd  
sys_cmd_ack  
read_en  
Control and Status  
fpga_clk  
SDRAM  
controller  
Support for the following commands: NOP, LOAD_MODE,  
READ, READ w/ AUTO_PRECHARGE, WRITE, WRITE w/  
AUTO_PRECHARGE, and AUTO_REFRESH  
Data mask support for write operations  
ctlr_ready  
ddr_interface  
ddr_cke  
ddr_dq  
sys_data_o  
sys_data_valid  
sys_data_i  
sys_data_m  
sys_addr  
Support for 4 internal banks  
Controller provides automatic management of all four SDRAM  
memory banks simultaneously  
Targeted Devices:  
®
Axcelerator Family  
®
ProASIC 3 Family  
Core Deliverables:  
Netlist Version  
Block Diagram  
> Netlist compatible with the Actel Designer place and route tool  
RTL Version  
> VHDL Source Code  
> Test Bench  
All  
This core conforms to the appropriate standard(s). In general, standards do not  
define the internal user interface, only the external interfaces and protocols. Therefore,  
Avnet Memec has created a simple FIFO interface to this core for easy user  
connectivity. Please consult the appropriate standards document for all external  
signaling. The Double Data Rate (DDR) Synchronous Dynamic Random Access  
Memory (SDRAM) controller pro-vides the user with a simplified interface to industry  
> User Guide  
Synthesis and Simulation Support:  
®
standard memory devices. The controller has been targeted to the Actel Axcelerator  
®
Synthesis: Synplicity  
®
and ProASIC 3 families of platform FPGAs and can be reconfigured to provide a  
®
Simulation: ModelSim  
solution customized to the user’s needs based on system and memory-specific require-  
ments. The DDR SDRAM controller offers full support for SDRAM bank and row  
management, supports four bank interleaving between commands, and executes all  
commands with maximum efficiency. The extensive feature list makes this an extremely  
flexible and efficient core to use.  
Other tools supported upon request  
Verification:  
Test Bench  
Test Vectors  

与MC-ACT-SDRAMDDR-VHDL相关器件

型号 品牌 描述 获取价格 数据表
MC-ACT-UARTF ACTEL FastUART

获取价格

MC-ACT-UARTF-NET ACTEL FastUART

获取价格

MC-ACT-UARTF-VHD ACTEL FastUART

获取价格

MC-ACT-UARTM-NET ACTEL Multi-Channel UART Controller

获取价格

MC-ACT-UARTM-VHDL ACTEL Multi-Channel UART Controller

获取价格

MC-ACT-UL2LINK-NET ACTEL Function compatible with ATM Forum af-phy-0017.000 & af-phy-0039.000

获取价格