5秒后页面跳转
M74VHC1G125DFT1G-L22038 PDF预览

M74VHC1G125DFT1G-L22038

更新时间: 2024-11-30 11:01:43
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
6页 138K
描述
Single Non-Inverting Buffer, 3-State

M74VHC1G125DFT1G-L22038 数据手册

 浏览型号M74VHC1G125DFT1G-L22038的Datasheet PDF文件第2页浏览型号M74VHC1G125DFT1G-L22038的Datasheet PDF文件第3页浏览型号M74VHC1G125DFT1G-L22038的Datasheet PDF文件第4页浏览型号M74VHC1G125DFT1G-L22038的Datasheet PDF文件第5页浏览型号M74VHC1G125DFT1G-L22038的Datasheet PDF文件第6页 
MC74VHC1GT125  
Noninverting Buffer /  
CMOS Logic Level Shifter  
with LSTTLCompatible Inputs  
The MC74VHC1GT125 is a single gate noninverting buffer  
fabricated with silicon gate CMOS technology. It achieves high speed  
operation similar to equivalent Bipolar Schottky TTL while  
maintaining CMOS low power dissipation.  
http://onsemi.com  
MARKING  
The MC74VHC1GT125 requires the 3state control input (OE) to  
be set High to place the output into the high impedance state.  
The device input is compatible with TTLtype input thresholds and  
the output has a full 5 V CMOS level output swing. The input protection  
circuitry on this device allows overvoltage tolerance on the input,  
allowing the device to be used as a logiclevel translator from 3 V  
CMOS logic to 5 V CMOS Logic or from 1.8 V CMOS logic to 3 V  
CMOS Logic while operating at the highvoltage power supply.  
The MC74VHC1GT125 input structure provides protection when  
voltages up to 7 V are applied, regardless of the supply voltage. This  
allows the MC74VHC1GT125 to be used to interface 5 V circuits to  
3 V circuits. The output structures also provide protection when  
DIAGRAMS  
5
5
1
W1 M G  
SC88A / SOT353 / SC70  
DF SUFFIX  
G
1
5
CASE 419A  
5
W1 M G  
1
TSOP5 / SOT23 / SC59  
DT SUFFIX  
G
1
V
CC  
= 0 V. These input and output structures help prevent device  
destruction caused by supply voltage input/output voltage mismatch,  
battery backup, hot insertion, etc.  
CASE 483  
Features  
W1  
M
G
= Device Code  
= Date Code*  
= PbFree Package  
High Speed: t = 3.5 ns (Typ) at V = 5 V  
Low Power Dissipation: I = 1 mA (Max) at T = 25°C  
TTLCompatible Inputs: V = 0.8 V; V = 2 V  
CMOSCompatible Outputs: V > 0.8 V ; V < 0.1 V @Load  
PD  
CC  
CC  
A
(Note: Microdot may be in either location)  
IL  
IH  
*Date Code orientation and/or position may vary  
depending upon manufacturing location.  
OH  
CC OL  
CC  
Power Down Protection Provided on Inputs and Outputs  
Balanced Propagation Delays  
Pin and Function Compatible with Other Standard Logic Families  
Chip Complexity: FETs = 62; Equivalent Gates = 16  
These Devices are PbFree and are RoHS Compliant  
NLV Prefix for Automotive and Other Applications Requiring  
Unique Site and Control Change Requirements; AECQ100  
Qualified and PPAP Capable  
PIN ASSIGNMENT  
1
2
3
4
5
OE  
IN A  
GND  
OUT Y  
V
CC  
OE  
IN A  
GND  
V
CC  
5
4
1
2
FUNCTION TABLE  
OE Input  
A Input  
Y Output  
OUT Y  
L
H
X
L
L
L
H
Z
3
H
Figure 1. Pinout (Top View)  
OE  
IN A  
OUT Y  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
Figure 2. Logic Symbol  
© Semiconductor Components Industries, LLC, 2012  
1
Publication Order Number:  
September, 2012 Rev. 14  
MC74VHC1GT125/D  

与M74VHC1G125DFT1G-L22038相关器件

型号 品牌 获取价格 描述 数据表
M74VHC1G125DFT2G ONSEMI

获取价格

Noninverting 3−State Buffer
M74VHC1G125DFT2G-L22038 ONSEMI

获取价格

Single Non-Inverting Buffer, 3-State
M74VHC1G125DTT1G ONSEMI

获取价格

Noninverting 3−State Buffer
M74VHC1G126DFT1G ONSEMI

获取价格

Noninverting 3−State Buffer
M74VHC1G126DFT2G ONSEMI

获取价格

Noninverting 3−State Buffer
M74VHC1G126DFT2G-L22038 ONSEMI

获取价格

Single Non-Inverting Buffer, 3-State
M74VHC1G126DTT1G ONSEMI

获取价格

Noninverting 3−State Buffer
M74VHC1G132DFT1G ONSEMI

获取价格

2-Input NAND Schmitt-Trigger
M74VHC1G132DFT2G ONSEMI

获取价格

2-Input NAND Schmitt-Trigger
M74VHC1G132DFT2G-L22038 ONSEMI

获取价格

单 2 输入 NAND 门极,带施密特触发器输入