5秒后页面跳转
M471B5773DH0-CMA PDF预览

M471B5773DH0-CMA

更新时间: 2024-09-17 19:37:07
品牌 Logo 应用领域
三星 - SAMSUNG 时钟动态存储器双倍数据速率内存集成电路
页数 文件大小 规格书
37页 1095K
描述
DDR DRAM Module, 256MX64, 0.195ns, CMOS, SODIMM-204

M471B5773DH0-CMA 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:DIMM, DIMM204,24Reach Compliance Code:compliant
风险等级:5.75访问模式:SINGLE BANK PAGE BURST
最长访问时间:0.195 ns其他特性:AUTO/SELF REFRESH; WD-MAX
最大时钟频率 (fCLK):933 MHzI/O 类型:COMMON
JESD-30 代码:R-XDMA-N204长度:67.6 mm
内存密度:17179869184 bit内存集成电路类型:DDR DRAM MODULE
内存宽度:64功能数量:1
端口数量:1端子数量:204
字数:268435456 words字数代码:256000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:组织:256MX64
输出特性:3-STATE封装主体材料:UNSPECIFIED
封装代码:DIMM封装等效代码:DIMM204,24
封装形状:RECTANGULAR封装形式:MICROELECTRONIC ASSEMBLY
电源:1.5 V认证状态:Not Qualified
刷新周期:8192座面最大高度:30.15 mm
自我刷新:YES最大待机电流:0.096 A
子类别:DRAMs最大压摆率:1.16 mA
最大供电电压 (Vsup):1.575 V最小供电电压 (Vsup):1.425 V
标称供电电压 (Vsup):1.5 V表面贴装:NO
技术:CMOS温度等级:OTHER
端子形式:NO LEAD端子节距:0.6 mm
端子位置:DUAL宽度:3.8 mm
Base Number Matches:1

M471B5773DH0-CMA 数据手册

 浏览型号M471B5773DH0-CMA的Datasheet PDF文件第1页浏览型号M471B5773DH0-CMA的Datasheet PDF文件第2页浏览型号M471B5773DH0-CMA的Datasheet PDF文件第3页浏览型号M471B5773DH0-CMA的Datasheet PDF文件第5页浏览型号M471B5773DH0-CMA的Datasheet PDF文件第6页浏览型号M471B5773DH0-CMA的Datasheet PDF文件第7页 
Rev. 1.4  
Unbuffered SODIMM  
datasheet  
DDR3 SDRAM  
1. DDR3 Unbuffered SODIMM Ordering Information  
Number of  
Height  
Part Number2  
Density  
Organization  
Component Composition  
Rank  
M471B5773DH0-CF8/H9/K0/MA  
M471B5273DH0-CF8/H9/K0/MA  
2GB  
4GB  
256Mx64  
512Mx64  
256Mx8(K4B2G0846D-HC##)*8  
256Mx8(K4B2G0846D-HC##)*16  
1
2
30mm  
30mm  
NOTE :  
1. "##" - F8/H9/K0/MA  
2. F8 - 1066Mbps 7-7-7 / H9 - 1333Mbps 9-9-9 / K0 - 1600Mbps 11-11-11 / MA - 1866Mbps 13-13-13  
- DDR3-1866(13-13-13) is backward compatible to DDR3-1600(11-11-11), DDR3-1333(9-9-9), DDR3-1066(7-7-7)  
- DDR3-1600(11-11-11) is backward compatible to DDR3-1333(9-9-9), DDR3-1066(7-7-7)  
- DDR3-1333(9-9-9) is backward compatible to DDR3-1066(7-7-7)  
2. Key Features  
DDR3-800  
6-6-6  
2.5  
DDR3-1066  
7-7-7  
DDR3-1333  
9-9-9  
1.5  
DDR3-1600  
11-11-11  
1.25  
DDR3-1866  
13-13-13  
1.07  
Speed  
Unit  
tCK(min)  
CAS Latency  
tRCD(min)  
tRP(min)  
1.875  
7
ns  
tCK  
ns  
6
9
11  
13  
15  
13.125  
13.125  
37.5  
13.5  
13.5  
36  
13.75  
13.75  
35  
13.91  
13.91  
34  
15  
ns  
tRAS(min)  
tRC(min)  
37.5  
52.5  
ns  
50.625  
49.5  
48.75  
47.91  
ns  
JEDEC standard 1.5V ± 0.075V Power Supply  
VDDQ = 1.5V ± 0.075V  
400MHz fCK for 800Mb/sec/pin, 533MHz fCK for 1066Mb/sec/pin, 667MHz fCK for 1333Mb/sec/pin, 800MHz fCK for 1600Mb/sec/pin,  
933MHz fCK for 1866Mb/sec/pin  
8 independent internal bank  
Programmable CAS Latency: 5,6,7,8,9,10,11,13  
Programmable Additive Latency(Posted CAS) : 0, CL - 2, or CL - 1 clock  
Programmable CAS Write Latency(CWL) = 5 (DDR3-800), 6 (DDR3-1066), 7 (DDR3-1333), 8 (DDR3-1600) and 9 (DDR3-1866)  
Burst Length: 8 (Interleave without any limit, sequential with starting address “000” only), 4 with tCCD = 4 which does not allow seamless read or  
write [either On the fly using A12 or MRS]  
Bi-directional Differential Data Strobe  
On Die Termination using ODT pin  
Average Refresh Period 7.8us at lower then TCASE 85°C, 3.9us at 85°C < TCASE 95°C  
Asynchronous Reset  
3. Address Configuration  
Organization  
Row Address  
Column Address  
Bank Address  
Auto Precharge  
256Mx8(2Gb) based Module  
A0-A14  
A0-A9  
BA0-BA2  
A10/AP  
- 4 -  

与M471B5773DH0-CMA相关器件

型号 品牌 获取价格 描述 数据表
M471B6474DZ1-CF7 SAMSUNG

获取价格

DDR DRAM Module, 64MX64, 0.4ns, CMOS, ROHS COMPLIANT, SO-DIMM-204
M471B6474DZ1-CG8 SAMSUNG

获取价格

DDR DRAM Module, 64MX64, CMOS, ROHS COMPLIANT, SO-DIMM-204
M471B6474DZ1-CH9 SAMSUNG

获取价格

DDR DRAM Module, 64MX64, 0.255ns, CMOS, ROHS COMPLIANT, SO-DIMM-204
M471CI8AE NUVOTON

获取价格

WLCSP100
M471KI8AE NUVOTON

获取价格

LQFP128
M471MD6AE NUVOTON

获取价格

LQFP44
M471R1E6AE NUVOTON

获取价格

LQFP64
M471SE6AE NUVOTON

获取价格

LQFP64
M471VI8AE NUVOTON

获取价格

LQFP100
M-476 LITTELFUSE

获取价格

Littelfuse Push Pull Switches are designed for universal applications within harsh environ