5秒后页面跳转
LV8571AN PDF预览

LV8571AN

更新时间: 2024-09-16 14:52:47
品牌 Logo 应用领域
美国国家半导体 - NSC 时钟双倍数据速率光电二极管外围集成电路
页数 文件大小 规格书
24页 350K
描述
IC 2 TIMER(S), REAL TIME CLOCK, PDIP24, 0.300 INCH, PLASTIC, DIP-24, Timer or RTC

LV8571AN 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP24,.3Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.83其他特性:4 PROGRAMMABLE MODES FOR TIMER; 4 SELECTABLE OSCILLATOR FREQUENCIES
外部数据总线宽度:8信息访问方法:PARALLEL, DIRECT ADDRESS
中断能力:YJESD-30 代码:R-PDIP-T24
JESD-609代码:e0长度:31.915 mm
位数:16端子数量:24
计时器数量:2片上数据RAM宽度:8
最高工作温度:85 °C最低工作温度:-40 °C
最大输出时钟频率:2.4576 MHz封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP24,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
认证状态:Not QualifiedRAM(字数):44
座面最大高度:5.08 mm子类别:Timer or RTC
最大压摆率:8 mA最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL最短时间:1/100 SECOND
处于峰值回流温度下的最长时间:NOT SPECIFIED易失性:YES
宽度:7.62 mmuPs/uCs/外围集成电路类型:TIMER, REAL TIME CLOCK
Base Number Matches:1

LV8571AN 数据手册

 浏览型号LV8571AN的Datasheet PDF文件第2页浏览型号LV8571AN的Datasheet PDF文件第3页浏览型号LV8571AN的Datasheet PDF文件第4页浏览型号LV8571AN的Datasheet PDF文件第5页浏览型号LV8571AN的Datasheet PDF文件第6页浏览型号LV8571AN的Datasheet PDF文件第7页 
PRELIMINARY  
March 1993  
LV8571A Low Voltage Timer Clock Peripheral (TCP)  
General Description  
The LV8571A is intended for use in microprocessor based  
systems where information is required for multi-tasking, data  
logging or general time of day/date information. This device  
is implemented in low voltage silicon gate microCMOS tech-  
nology to provide low standby power in battery back-up en-  
vironments. The circuit’s architecture is such that it looks  
like a contiguous block of memory or I/O ports. The address  
space is organized as 2 software selectable pages of 32  
bytes. This includes the Control Registers, the Clock Coun-  
ters, the Alarm Compare RAM, the Timers and their data  
RAM, and the Time Save RAM. Any of the RAM locations  
that are not being used for their intended purpose may be  
used as general purpose CMOS RAM.  
interrupt, and lock out the mp interface. The time power fails  
l
Additionally, two supply pins are provided. When  
may be logged into RAM automatically when V  
BB  
V
V
.
CC  
BB  
, internal circuitry will automatically switch from the  
l
V
CC  
main supply to the battery supply. Status bits are provided  
to indicate initial application of battery power, system power,  
and low battery detect.  
(Continued)  
Features  
Y
g
3.3V 10% supply  
Y
Full function real time clock/calendar  
Ð 12/24 hour mode timekeeping  
Ð Day of week and day of years counters  
Ð Four selectable oscillator frequencies  
Ð Parallel resonant oscillator  
Two 16-bit timers  
Ð 10 MHz external clock frequency  
Ð Programmable multi-function output  
Ð Flexible re-trigger facilities  
Time and date are maintained from 1/100 of a second to  
year and leap year in a BCD format, 12 or 24 hour modes.  
Day of week, day of month and day of year counters are  
provided. Time is controlled by an on-chip crystal oscillator  
requiring only the addition of the crystal and two capacitors.  
The choice of crystal frequency is program selectable.  
Y
Y
Y
Two independent multifunction 10 MHz 16-bit timers are  
provided. These timers operate in four modes. Each has its  
own prescaler and can select any of 7 possible clock inputs.  
Thus, by programming the input clocks and the timer coun-  
ter values a very wide range of timing durations can be  
achieved. The range is from about 400 ns (4.915 MHz oscil-  
lator) to 65,535 seconds (18 hrs., 12 min.).  
Power fail features  
Ð Internal power supply switch to external battery  
Ð Power Supply Bus glitch protection  
Ð Automatic log of time into RAM at power failure  
On-chip interrupt structure  
Ð Periodic, alarm, timer and power fail interrupts  
Up to 44 bytes of CMOS RAM  
Y
Y
Power failure logic and control functions have been integrat-  
ed on chip. This logic is used by the TCP to issue a power fail  
INTR/MFO pins programmable High/Low and push-pull  
or open drain  
Block Diagram  
TL/F/11416–1  
FIGURE 1  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/11416  
RRD-B30M105/Printed in U. S. A.  

与LV8571AN相关器件

型号 品牌 获取价格 描述 数据表
LV8572A NSC

获取价格

LV8572A Low Voltage Real Time Clock (RTC)
LV8572AM TI

获取价格

0 TIMER(S), REAL TIME CLOCK, PDSO24, PLASTIC, SOIC-24
LV8572AM NSC

获取价格

LV8572A Low Voltage Real Time Clock (RTC)
LV8572AMX TI

获取价格

IC,REAL-TIME CLOCK,CMOS,SOP,24PIN,PLASTIC
LV8572AN NSC

获取价格

LV8572A Low Voltage Real Time Clock (RTC)
LV8572AN TI

获取价格

0 TIMER(S), REAL TIME CLOCK, PDIP24, PLASTIC, DIP-24
LV8572AV NSC

获取价格

IC 0 TIMER(S), REAL TIME CLOCK, PQCC28, PLASTIC, LCC-28, Timer or RTC
LV8572AV TI

获取价格

0 TIMER(S), REAL TIME CLOCK, PQCC28, PLASTIC, LCC-28
LV8572AVX TI

获取价格

IC,REAL-TIME CLOCK,CMOS,LDCC,28PIN,PLASTIC
LV8573A NSC

获取价格

LV8573A Low Voltage Real Time Clock (RTC)