LTC2265-14/
LTC2264-14/LTC2263-14
14-Bit, 65Msps/40Msps/
25Msps Low Power Dual ADCs
FEATURES
DESCRIPTION
TheLTC®2265-14/LTC2264-14/LTC2263-14are2-channel,
simultaneous sampling 14-bit A/D converters designed
for digitizing high frequency, wide dynamic range signals.
They are perfect for demanding communications applica-
tions with AC performance that includes 73.7dB SNR and
90dB spurious free dynamic range (SFDR). Ultralow jitter
n
2-Channel Simultaneous Sampling ADC
n
73.7dB SNR
n
90dB SFDR
Low Power: 171mW/113mW/94mW Total
n
n
85mW/56mW/47mW per Channel
Single 1.8V Supply
n
n
Serial LVDS Outputs: 1 or 2 Bits per Channel
of0.15ps
allowsundersamplingofIFfrequencieswith
RMS
n
Selectable Input Ranges: 1V to 2V
excellent noise performance.
P-P
P-P
n
n
n
n
n
800MHz Full Power Bandwidth S/H
DC specs include 1LSB INL (typ), 0.3LSB DNL (typ)
and no missing codes over temperature. The transition
Shutdown and Nap Modes
Serial SPI Port for Configuration
noise is a low 1.2LSB
.
RMS
Pin Compatible 14-Bit and 12-Bit Versions
The digital outputs are serial LVDS to minimize the num-
ber of data lines. Each channel outputs two bits at a time
(2-lanemode)oronebitatatime(1-lanemode).TheLVDS
drivers have optional internal termination and adjustable
output levels to ensure clean signal integrity.
40-Pin (6mm × 6mm) QFN Package
APPLICATIONS
n
Communications
n
+
–
Cellular Base Stations
The ENC and ENC inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL, or
CMOS inputs. An internal clock duty cycle stabilizer
allows high performance at full speed for a wide range of
clock duty cycles.
n
Software Defined Radios
n
Portable Medical Imaging
n
Multichannel Data Acquisition
n
Nondestructive Testing
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
TYPICAL APPLICATION
LTC2265-14, 65Msps,
2-Tone FFT, fIN = 70MHz and 75MHz
1.8V
V
1.8V
OV
0
–10
–20
–30
–40
–50
–60
–70
DD
DD
CH.1
ANALOG
INPUT
+
–
OUT1A
OUT1B
14-BIT
ADC CORE
S/H
SERIALIZED
LVDS
OUTPUTS
DATA
SERIALIZER
OUT2A
OUT2B
CH.2
ANALOG
INPUT
+
–
14-BIT
ADC CORE
S/H
DATA
CLOCK
OUT
–80
–90
–100
–110
–120
ENCODE
INPUT
PLL
FRAME
0
20
10
FREQUENCY (MHz)
30
GND
OGND
226514 TA01
226514 TA02
22654314f
1