5秒后页面跳转
LTC2267-14_15 PDF预览

LTC2267-14_15

更新时间: 2024-11-13 01:14:03
品牌 Logo 应用领域
凌特 - Linear /
页数 文件大小 规格书
32页 688K
描述
14-Bit, 125Msps/105Msps/ 80Msps Low Power Dual ADCs

LTC2267-14_15 数据手册

 浏览型号LTC2267-14_15的Datasheet PDF文件第2页浏览型号LTC2267-14_15的Datasheet PDF文件第3页浏览型号LTC2267-14_15的Datasheet PDF文件第4页浏览型号LTC2267-14_15的Datasheet PDF文件第5页浏览型号LTC2267-14_15的Datasheet PDF文件第6页浏览型号LTC2267-14_15的Datasheet PDF文件第7页 
LTC2268-14/  
LTC2267-14/LTC2266-14  
14-Bit, 125Msps/105Msps/  
80Msps Low Power Dual ADCs  
FeaTures  
DescripTion  
TheLTC®2268-14/LTC2267-14/LTC2266-14are2-channel,  
simultaneous sampling 14-bit A/D converters designed  
for digitizing high frequency, wide dynamic range signals.  
They are perfect for demanding communications applica-  
tions with AC performance that includes 73.1dB SNR and  
88dB spurious free dynamic range (SFDR). Ultralow jitter  
n
2-Channel Simultaneous Sampling ADC  
n
73.1dB SNR  
n
88dB SFDR  
n
Low Power: 299mW/243mW/203mW Total  
n
150mW/121mW/101mW Per Channel  
n
Single 1.8V Supply  
n
Serial LVDS Outputs: 1 or 2 Bits Per Channel  
of0.15ps  
allowsundersamplingofIFfrequencieswith  
RMS  
n
Selectable Input Ranges: 1V to 2V  
excellent noise performance.  
P-P  
P-P  
n
n
n
n
n
800MHz Full Power Bandwidth S/H  
DC specs include ±1LSB INL (typ), ±0.3LSB DNL (typ)  
Shutdown and Nap Modes  
and no missing codes over temperature. The transition  
Serial SPI Port for Configuration  
noise is a low 1.2LSB  
.
RMS  
Pin Compatible 14-Bit and 12-Bit Versions  
The digital outputs are serial LVDS to minimize the num-  
ber of data lines. Each channel outputs two bits at a time  
(2-lane mode). At lower sampling rates there is a one bit  
per channel option (1-lane mode). The LVDS drivers have  
optional internal termination and adjustable output levels  
to ensure clean signal integrity.  
40-Pin (6mm × 6mm) QFN Package  
applicaTions  
n
Communications  
n
Cellular Base Stations  
n
Software Defined Radios  
+
The ENC and ENC inputs may be driven differentially  
or single-ended with a sine wave, PECL, LVDS, TTL, or  
CMOS inputs. An internal clock duty cycle stabilizer al-  
lows high performance at full speed for a wide range of  
clock duty cycles.  
n
Portable Medical Imaging  
n
Multichannel Data Acquisition  
n
Nondestructive Testing  
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear  
Technology Corporation. All other trademarks are the property of their respective owners.  
Typical applicaTion  
LTC2268-14, 125Msps,  
1.8V  
V
1.8V  
OV  
2-Tone FFT, fIN = 70MHz and 75MHz  
DD  
DD  
0
–10  
–20  
–30  
–40  
CH.1  
ANALOG  
INPUT  
OUT1A  
OUT1B  
14-BIT  
S/H  
S/H  
ADC CORE  
SERIALIZED  
DATA  
SERIALIZER  
OUT2A  
OUT2B  
CH.2  
ANALOG  
INPUT  
–50  
–60  
–70  
14-BIT  
ADC CORE  
LVDS  
OUTPUTS  
DATA  
CLOCK  
OUT  
–80  
–90  
ENCODE  
INPUT  
PLL  
FRAME  
–100  
–110  
–120  
GND  
OGND  
0
20  
30  
40  
50  
60  
10  
FREQUENCY (MHz)  
226814 TA01  
226814 TA01b  
22687614fa  
1

与LTC2267-14_15相关器件

型号 品牌 获取价格 描述 数据表
LTC2267CUJ-12PBF Linear

获取价格

12-Bit, 125Msps/105Msps/ 80Msps Low Power Dual ADCs
LTC2267CUJ-12TRPBF Linear

获取价格

12-Bit, 125Msps/105Msps/ 80Msps Low Power Dual ADCs
LTC2267CUJ-14 Linear

获取价格

14-Bit, 125Msps/105Msps/80Msps Low Power Dual ADCs
LTC2267CUJ-14PBF Linear

获取价格

14-Bit, 125Msps/105Msps/80Msps Low Power Dual ADCs
LTC2267CUJ-14TRPBF Linear

获取价格

14-Bit, 125Msps/105Msps/80Msps Low Power Dual ADCs
LTC2267IUJ-12PBF Linear

获取价格

12-Bit, 125Msps/105Msps/ 80Msps Low Power Dual ADCs
LTC2267IUJ-12TRPBF Linear

获取价格

12-Bit, 125Msps/105Msps/ 80Msps Low Power Dual ADCs
LTC2267IUJ-14 Linear

获取价格

14-Bit, 125Msps/105Msps/80Msps Low Power Dual ADCs
LTC2267IUJ-14#PBF Linear

获取价格

LTC2267-14 - 14-Bit, 105Msps Low Power Dual ADCs; Package: QFN; Pins: 40; Temperature Rang
LTC2267IUJ-14#TRPBF Linear

获取价格

LTC2267-14 - 14-Bit, 105Msps Low Power Dual ADCs; Package: QFN; Pins: 40; Temperature Rang