LMH2180

更新时间： 2024-09-10 04:19:59

品牌	Logo	应用领域
美国国家半导体 - NSC		时钟
页数	文件大小	规格书
16页	503K
描述
75 MHz Dual Clock Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

LMH2180 数据手册

January 24, 2008

LMH2180

75 MHz Dual Clock Buffer

General Description

The LMH2180 is a high speed dual clock buffer designed for

portable communications and applications requiring multiple

accurate multi-clock systems. The LMH2180 integrates two

75 MHz low noise buffers with independent shutdown pins

into a small package. The LMH2180 ensures superb system

operation between the baseband and the oscillator signal

path by eliminating crosstalk between the multiple clock sig-

nals.

Features

(Typical values are: V_SUPPLY= 2.7V and C_L= 10 pF, unless

otherwise specified.)

Small signal bandwidth

Supply voltage range

Phase noise (V_IN= 1 V_PP

78 MHz

2.4V to 5V

-123dBc/Hz

■

f_C= 38.4 MHz, Δf = 1kHz)

Slew rate

106 V/μs

2.3 mA

30 µA

■

Total supply current

Unique technology and design provides the LMH2180 with

the ability to accurately drive both large capacitive and resis-

tive loads. Low supply current combined with shutdown pins

for each channel means the LMH2180 is ideal for battery

powered applications. The LMH2180's rapid recovery after

disable optimizes performance and current consumption.

This part does not use an internal ground reference, thus pro-

viding additional system flexibility. The LMH2180 operates

both with single and split supplies.

Shutdown current

Rail-to-rail input and output

Individual buffer enable pins

Rapid T_ontechnology

Crosstalk rejection circuitry

8-pin LLP, pin access packaging

Temperature range

−40°C to 85°C

The flexible buffers provide system designers the capacity to

manage complex clock signals in the latest wireless applica-

tions. Each buffer delivers 106 V/μs internal slew rate with

independent shutdown and duty cycle precision. The patent-

ed analog circuit of each buffer drives capacitive loads greater

than 20 pF. Each input is internally biased to 1V, removing

the need for external resistors. Both channels have rail-to-rail

inputs and outputs, a gain of one, and are AC coupled with

the use of one capacitor.

Applications

3G mobile applications

■

WLAN–WiMAX modules

TD_SCDMA multi-mode MP3 and camera

GSM modules

Oscillator modules

■

Replacing a discrete buffer solution with the LMH2180 pro-

vides many benefits: simplified board layout, minimized par-

asitic components, simplified BOM, design durability across

multiple applications, simplification of clock paths, and the

ability to reduce the number of clock signal generators in the

system. The LMH2180 is produced in the tiny 8-pin LLP solder

bump and no pullback packages minimizing the required PCB

space. National’s advanced packaging offers direct PCB-IC

evaluation via pin access.

Typical Application

30024602

300246

www.national.com

12 3 4 5 6 7...16

中文翻译

下载PDF

与LMH2180相关器件

型号	品牌	获取价格	描述	数据表
LMH2180_14	TI	获取价格	75 MHz Dual Clock Buffer
LMH2180SD	NSC	获取价格	75 MHz Dual Clock Buffer
LMH2180SD	TI	获取价格	LMH2180 75 MHz Dual Clock Buffer
LMH2180SD/NOPB	NSC	获取价格	IC 2180 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, ROHS
LMH2180SD/NOPB	TI	获取价格	75 MHz Dual Clock Buffer
LMH2180SDE	TI	获取价格	LMH2180 75 MHz Dual Clock Buffer
LMH2180SDE	NSC	获取价格	IC 2180 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), DSO8, LLP-8
LMH2180SDE/NOPB	TI	获取价格	75 MHz Dual Clock Buffer 8-WSON -40 to 85
LMH2180SDX	NSC	获取价格	75 MHz Dual Clock Buffer
LMH2180SDX	TI	获取价格	LMH2180 75 MHz Dual Clock Buffer

与LMH2180相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

69
AIC1781A 电池充电控制器深度解析
2024-09-03

60
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

92
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

104

产品中心

服务支持

精选活动

关于我们

帮助中心

LMH2180

LMH2180 数据手册

与LMH2180相关器件

与LMH2180相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

LMH2180

LMH2180 数据手册

与LMH2180相关器件

与LMH2180相关文章

您还可以找

您在本页遇到什么问题？