Datasheet > ISLA112P50_11

ISLA112P50_11

更新时间： 2024-11-16 11:13:11

品牌	Logo	应用领域
英特矽尔 - INTERSIL		转换器
页数	文件大小	规格书
34页	1220K
描述
12-Bit, 500MSPS A/D Converter

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ISLA112P50_11 数据手册

12-Bit, 500MSPS A/D Converter

ISLA112P50

Features

• 1.15GHz Analog Input Bandwidth

• 90fs Clock Jitter

The ISLA112P50 is a low-power, high-performance, 500MSPS

analog-to-digital converter designed with Intersil’s proprietary

FemtoCharge™ technology on a standard CMOS process. The

ISLA112P50 is part of a pin-compatible portfolio of 8, 10 and

12-bit A/Ds. This device an upgrade of the KAD551XP-50

product family and is pin similar.

• Automatic Fine Interleave Correction Calibration

• Multiple Chip Time Alignment Support via the Synchronous

Clock Divider Reset

The device utilizes two time-interleaved 250MSPS unit A/Ds to

achieve the ultimate sample rate of 500MSPS. A single 500MHz

conversion clock is presented to the converter, and all interleave

clocking is managed internally. The proprietary Intersil Interleave

Engine (I2E) performs automatic fine correction of offset, gain,

and sample time skew mismatches between the unit A/Ds to

optimize performance. No external interleaving algorithm is

required.

• Programmable Gain, Offset and Skew Control

• Over-Range Indicator

• Clock Phase Selection

• Nap and Sleep Modes

• Two’s Complement, Gray Code or Binary Data Format

• DDR LVDS-Compatible or LVCMOS Outputs

• Programmable Test Patterns and Internal Temperature Sensor

A serial peripheral interface (SPI) port allows for extensive

configurability of the A/D. The SPI also controls the interleave

correction circuitry, allowing the system to issue continuous

calibration commands as well as configure many dynamic

parameters.

Applications

• Radar and Electronic/Signal Intelligence

• Broadband Communications

• High-Performance Data Acquisition

Digital output data is presented in selectable LVDS or CMOS

formats. The ISLA112P50 is available in a 72 Ld QFN package

with an exposed paddle. Performance is specified over the full

industrial temperature range (-40°C to +85°C).

Pin-Compatible Family

SPEED

MODEL

RESOLUTION

(MSPS)

ISLA112P50

ISLA110P50

ISLA118P50

500

CLKP

CLKN

CLKOUTP

CLKOUTN

CLOCK

500

MANAGEMENT

500

Key Specifications

• SNR = 65.8dBFS for f = 190MHz (-1dBFS)

12 - BIT

250 MSPS

ADC

D[11:0]P

D[11:0]N

SHA

• SFDR = 80dBc for f = 190MHz (-1dBFS)

VREF

ORP

ORN

DIGITAL

ERROR

• Total Power Consumption = 455mW

VINP

VINN

Gain/Offset/Skew

Adjustments

I2 E

CORRECTION

OUTFMT

OUTMODE

- BIT

VCM

SHA

250 MSPS

ADC

VREF

1.25V

–

SPI

CONTROL

FIGURE 1. BLOCK DIAGRAM

August 1, 2011

FN7604.2

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

Intersil (and design) and FemtoCharge are trademarks owned by Intersil Corporation or one of its subsidiaries.

All other trademarks mentioned are the property of their respective owners.

12 3 4 5 6 7...34

中文翻译

下载PDF

与ISLA112P50_11相关器件

型号	品牌	获取价格	描述	数据表
ISLA112P50IRZ	INTERSIL	获取价格	12-Bit, 500MSPS A/D Converter
ISLA118P50	INTERSIL	获取价格	8-Bit, 500MSPS A/D Converter
ISLA118P50	RENESAS	获取价格	8-Bit, 500MSPS A/D Converter
ISLA118P50_11	INTERSIL	获取价格	8-Bit, 500MSPS A/D Converter
ISLA118P50IRZ	INTERSIL	获取价格	8-Bit, 500MSPS A/D Converter
ISLA212P	INTERSIL	获取价格	12-Bit, 250MSPS/200MSPS/130MSPS ADC
ISLA212P	RENESAS	获取价格	12-Bit, 250MSPS/200MSPS/130MSPS ADC
ISLA212P13	RENESAS	获取价格	16-Bit, 250MSPS/200MSPS/130MSPS ADC
ISLA212P13	INTERSIL	获取价格	16-Bit, 250MSPS/200MSPS/130MSPS ADC
ISLA212P13IR1Z	RENESAS	获取价格	12-Bit, 250MSPS/200MSPS/130MSPS ADC

与ISLA112P50_11相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

14
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

7
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

36
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

31

产品中心

服务支持

精选活动

关于我们

帮助中心

ISLA112P50_11

ISLA112P50_11 数据手册

与ISLA112P50_11相关器件

与ISLA112P50_11相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ISLA112P50_11

ISLA112P50_11 数据手册

与ISLA112P50_11相关器件

与ISLA112P50_11相关文章

您还可以找

您在本页遇到什么问题？