5秒后页面跳转
捷配首页

Datasheet > IS61NVP204818B-200TQLI
IS61NVP204818B-200TQLI PDF预览

IS61NVP204818B-200TQLI

更新时间： 2024-10-12 17:45:27
品牌 Logo 应用领域
美国芯成 - ISSI 时钟静态存储器内存集成电路
页数 文件大小 规格书
38页 1263K
描述
ZBT SRAM, 2MX18, 3.1ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, TQFP-100

阅读下载

中文翻译

获取价格

IS61NVP204818B-200TQLI 技术参数

是否Rohs认证： 符合生命周期：Active
零件包装代码：QFP包装说明：LQFP, QFP100,.63X.87
针数：100Reach Compliance Code：compliant
ECCN代码：3A991.B.2.AHTS代码：8542.32.00.41
Factory Lead Time：10 weeks风险等级：5.74
最长访问时间：3.1 ns最大时钟频率 (fCLK)：200 MHz
I/O 类型：COMMONJESD-30 代码：R-PQFP-G100
长度：20 mm内存密度：37748736 bit
内存集成电路类型：ZBT SRAM内存宽度：18
功能数量：1端子数量：100
字数：2097152 words字数代码：2000000
工作模式：SYNCHRONOUS最高工作温度：85 °C
最低工作温度：-40 °C组织：2MX18
输出特性：3-STATE封装主体材料：PLASTIC/EPOXY
封装代码：LQFP封装等效代码：QFP100,.63X.87
封装形状：RECTANGULAR封装形式：FLATPACK, LOW PROFILE
并行/串行：PARALLEL电源：2.5 V
认证状态：Not Qualified座面最大高度：1.6 mm
最大待机电流：0.12 A最小待机电流：2.38 V
子类别：SRAMs最大压摆率：0.26 mA
最大供电电压 (Vsup)：2.625 V最小供电电压 (Vsup)：2.375 V
标称供电电压 (Vsup)：2.5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.65 mm
端子位置：QUAD宽度：14 mm
Base Number Matches：1

IS61NVP204818B-200TQLI 数据手册

 浏览型号IS61NVP204818B-200TQLI的Datasheet PDF文件第2页浏览型号IS61NVP204818B-200TQLI的Datasheet PDF文件第3页浏览型号IS61NVP204818B-200TQLI的Datasheet PDF文件第4页浏览型号IS61NVP204818B-200TQLI的Datasheet PDF文件第5页浏览型号IS61NVP204818B-200TQLI的Datasheet PDF文件第6页浏览型号IS61NVP204818B-200TQLI的Datasheet PDF文件第7页 
IS61(64)NLP102436B/IS61(64)NVP/NVVP102436B  
IS61(64)NLP204818B/IS61(64)NVP/NVVP204818B  
MAY 2015  
1M x 36 and 2M x 18  
36Mb, PIPELINE 'NO WAIT' STATE BUS SRAM  
FEATURES  
DESCRIPTION  
The36Megproductfamilyfeatureshigh-speed,low-power  
synchronousstaticRAMsdesignedtoprovideaburstable,  
high-performance, 'no wait' state, device for networking  
and communications applications. They are organized as  
1,048,476 words by 36 bits and 2,096,952 words by 18  
bits, fabricated with ISSI's advanced CMOS technology.  
• 100 percent bus utilization  
• No wait cycles between Read and Write  
• Internal self-timed write cycle  
• Individual Byte Write Control  
• Single R/W (Read/Write) control pin  
Incorporating a 'no wait' state feature, wait cycles are  
eliminated when the bus switches from read to write, or  
write to read. This device integrates a 2-bit burst counter,  
high-speed SRAM core, and high-drive capability outputs  
into a single monolithic circuit.  
• Clock controlled, registered address,  
data and control  
• Interleaved or linear burst sequence control us-  
ing MODE input  
Allsynchronousinputspassthroughregistersarecontrolled  
byapositive-edge-triggeredsingleclockinput.Operations  
may be suspended and all synchronous inputs ignored  
when Clock Enable, CKE is HIGH. In this state the internal  
device will hold their previous values.  
• Three chip enables for simple depth expansion  
and address pipelining  
• Power Down mode  
• Common data inputs and data outputs  
• CKE pin to enable clock and suspend operation  
AllRead,WriteandDeselectcyclesareinitiatedbytheADV  
input. When the ADV is HIGH the internal burst counter  
is incremented. New external addresses can be loaded  
when ADV is LOW.  
• JEDEC 100-pin TQFP, 165-ball PBGA and 119-  
ball PBGA packages  
Write cycles are internally self-timed and are initiated  
by the rising edge of the clock inputs and when WE is  
LOW. Separate byte enables allow individual bytes to be  
written.  
• Power supply:  
NLP: Vdd 3.3V (± 5%), Vddq 3.3V/2.5V (± 5%)  
NVP: Vdd 2.5V (± 5%), Vddq 2.5V (± 5%)  
NVVP: Vdd 1.8V (± 5%), Vddq 1.8V (± 5%)  
• JTAG Boundary Scan for PBGA packages  
• Industrial temperature available  
• Lead-free available  
A burst mode pin (MODE) defines the order of the burst  
sequence.WhentiedHIGH,theinterleavedburstsequence  
is selected. When tied LOW, the linear burst sequence is  
selected.  
FAST ACCESS TIME  
Symbol  
tkq  
Parameter  
250  
2.8  
4
200  
3.1  
5
166  
3.8  
6
Units  
ns  
Clock Access Time  
Cycle Time  
tkc  
ns  
Frequency  
250  
200  
166  
MHz  
Copyright © 2014 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no  
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on  
any published information and before placing orders for products.  
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause  
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written  
assurance to its satisfaction, that:  
a.) the risk of injury or damage has been minimized;  
b.) the user assume all such risks; and  
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances  
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774  
1
Rev. B  
04/17/2015  
1234567...38

中文翻译

下载PDF

与IS61NVP204818B-200TQLI相关器件

型号 品牌 获取价格 描述 数据表
IS61NVP204818B-200TQLI-TR ISSI

获取价格

 		IC SRAM 36MBIT 200MHZ 100LQFP
IS61NVP204836B ISSI

获取价格

 		100 percent bus utilization
IS61NVP204836B-166TQLI ISSI

获取价格

 		ZBT SRAM, 2MX36, 3.5ns, CMOS, PQFP100, TQFP-100
IS61NVP204836B-166TQLI-TR ISSI

获取价格

 		IC SRAM 72MBIT 166MHZ 100LQFP
IS61NVP204836B-200TQI ISSI

获取价格

 		2MX36 ZBT SRAM, 3.1ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, TQFP-100
IS61NVP25618A ISSI

获取价格

 		128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVP25618A-200B2 ISSI

获取价格

 		128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVP25618A-200B2I ISSI

获取价格

 		128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVP25618A-200B3 ISSI

获取价格

 		128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NVP25618A-200B3I ISSI

获取价格

 		128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM

与IS61NVP204818B-200TQLI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证