3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING
2,048 x 36 x 2
4,096 x 36 x 2
8,192 x 36 x 2
IDT72V3656
IDT72V3666
IDT72V3676
• Serial or parallel programming of partial flags
FEATURES
• Big- or Little-Endian format for word and byte bus sizes
• Loopback mode on Port A
• Retransmit Capability
• Master Reset clears data and configures FIFO, Partial Reset
clears data but retains configuration settings
• Mailbox bypass registers for each FIFO
• Free-running CLKA, CLKB and CLKC may be asynchronous or
coincident (simultaneous reading and writing of data on a single
clock edge is permitted)
• Auto power down minimizes power dissipation
• Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)
• Pin and functionally compatible versions of the 5V parts,
IDT723656/723666/723676
• Pin compatible to the lower density parts, IDT72V3626/3636/3646
• Industrial temperature range (–40°C to +85°C) is available
• Memory storage capacity:
IDT72V3656
IDT72V3666
IDT72V3676
–
–
–
2,048 x 36 x 2
4,096 x 36 x 2
8,192 x 36 x 2
• Clock frequencies up to 100 MHz (6.5ns access time)
• Two independent FIFOs buffer data between one bidirectional
36-bit port and two unidirectional 18-bit ports (Port C receives
and Port B transmits)
• 18-bit (word) and 9-bit (byte) bus sizing of 18 bits (word) on
Ports B and C
• Select IDT Standard timing (using EFA , EFB , FFA , and FFC flag
functions) or First Word Fall Through Timing (using ORA, ORB,
IRA, and IRC flag functions)
• Programmable Almost-Empty and Almost-Full flags; each has
five default offsets (8, 16, 64, 256 and 1,024)
FUNCTIONAL BLOCK DIAGRAM
MBF1
Mail 1
CLKA
CSA
Register
Port-A
Control
Logic
18
W/RA
B0-B17
ENA
RAM ARRAY
2,048 x 36
4,096 x 36
8,192 x 36
MBA
36
36
LOOP
CLKB
RENB
CSB
Port-B
Control
Logic
FIFO1,
Mail1
Reset
Logic
MRS1
PRS1
MBB
Read
Pointer
Write
Pointer
SIZEB
36
Status Flag
Logic
FFA/IRA
EFB/ORB
AFA
AEB
FIFO1
FIFO2
Common
Port
FS2
FS0/SD
Control
Logic
Programmable Flag
Offset Registers
Timing
Mode
BE
FS1/SEN
(B and C)
A0-A35
13
FWFT
FFC/IRC
AFC
Status Flag
Logic
EFA/ORA
AEA
Read
Pointer
Write
Pointer
FIFO2,
Mail2
Reset
Logic
MRS2
PRS2
36
RT1
RTM
RT2
FIFO1 and
FIFO2
Retransmit
Logic
RAM ARRAY
2,048 x 36
4,096 x 36
8,192 x 36
18
36
36
C0-C17
CLKC
WENC
MBC
Port-C
Control
Logic
Mail 2
Register
SIZEC
4665 drw01
MBF2
IDTandtheIDTlogoaretrademarksofIntegratedDeviceTechnology,Inc. TheSyncFIFOisatrademarkofIntegratedDeviceTechnology,Inc.
COMMERCIAL TEMPERATURE RANGE
NOVEMBER 2003
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-4665/4