Datasheet > IDT72V3654

IDT72V3654

更新时间： 2024-11-20 23:01:15

品牌	Logo	应用领域
艾迪悌 - IDT		配套器件先进先出芯片
页数	文件大小	规格书
37页	410K
描述
3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING 2,048 x 36 x 2 4,096 x 36 x 2 8,192 x 36 x 2

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT72V3654 数据手册

3.3 VOLT CMOS SyncBiFIFO^TMWITH BUS-MATCHING

2,048 x 36 x 2

4,096 x 36 x 2

8,192 x 36 x 2

IDT72V3654

IDT72V3664

IDT72V3674

• Big- or Little-Endian format for word and byte bus sizes

• Retransmit Capability

• Master Reset clears data and configures FIFO, Partial Reset

clears data but retains configuration settings

• Mailbox bypass registers for each FIFO

• Free-running CLKA and CLKB may be asynchronous or coincident

(simultaneous reading and writing of data on a single clock edge

is permitted)

• Auto power down minimizes power dissipation

• Available in space saving 128-pin Thin Quad Flatpack (TQFP)

• Pin and functionally compatible version of the 5V operating

IDT723654/723664/723674

FEATURES

• Memory storage capacity:

IDT72V3654

IDT72V3664

IDT72V3674

–

2,048 x 36 x 2

4,096 x 36 x 2

8,192 x 36 x 2

• Clock frequencies up to 100 MHz (6.5ns access time)

• Two independent clocked FIFOs buffering data in opposite

directions

• Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags

functions) or First Word Fall Through Timing (using ORA, ORB,

IRA, and IRB flag functions)

• Programmable Almost-Empty and Almost-Full flags; each has five

default offsets (8, 16, 64, 256 and 1,024 )

• Serial or parallel programming of partial flags

• Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits

(byte)

• Pin compatible to the lower density parts, IDT72V3624/72V3634/

72V3644

• Industrial temperature range (–40°C to +85°C) is available

FUNCTIONAL BLOCK DIAGRAM

MBF1

Mail 1

CLKA

Port-A

Control

Logic

CSA

W/RA

ENA

RAM ARRAY

2,048 x 36

4,096 x 36

8,192 x 36

MBA

FIFO1,

Mail1

Reset

Logic

MRS1

PRS1

Write

Pointer

Read

Pointer

Status Flag

Logic

EFB/ORB

AEB

FFA/IRA

AFA

FIFO1

FIFO2

FS2

FS0/SD

Programmable Flag

Offset Registers

Timing

Mode

FWFT

FS1/SEN

B0-B35

A0-A35

Status Flag

Logic

EFA/ORA

FFB/IRB

AFB

AEA

Read

Pointer

Write

Pointer

FIFO2,

Mail2

Reset

Logic

MRS2

PRS2

RT1

RTM

RT2

FIFO1 and

FIFO2

Retransmit

Logic

RAM ARRAY

2,048 x 36

4,096 x 36

8,192 x 36

CLKB

CSB

W/RB

ENB

MBB

Port-B

Control

Logic

Mail 2

SIZE

MBF2

4664 drw01

IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc. TheSyncFIFOisatrademarkofIntegratedDeviceTechnology,Inc.

NOVEMBER 2003

COMMERCIAL TEMPERATURE RANGE



DSC-4664/4

12 3 4 5 6 7...37

中文翻译

下载PDF

与IDT72V3654相关器件

型号	品牌	获取价格	描述	数据表
IDT72V3654L10PF	IDT	获取价格	Bi-Directional FIFO, 2KX36, 6.5ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3654L10PF8	IDT	获取价格	Bi-Directional FIFO, 2KX36, 6.5ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3654L10PF9	IDT	获取价格	FIFO, 2KX36, 6.5ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3654L10PFG	IDT	获取价格	FIFO, 2KX36, 6.5ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3654L15PF	IDT	获取价格	Bi-Directional FIFO, 2KX36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3654L15PF9	IDT	获取价格	FIFO, 2KX36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3654L20PF	IDT	获取价格	FIFO, 2KX36, 12ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3656	IDT	获取价格	3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING
IDT72V3656L10PF	IDT	获取价格	3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING
IDT72V3656L10PF8	IDT	获取价格	Bi-Directional FIFO, 2KX36, 6.5ns, Synchronous, CMOS, PQFP128, TQFP-128

与IDT72V3654相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

30
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

22
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

51
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

49

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72V3654

IDT72V3654 数据手册

与IDT72V3654相关器件

与IDT72V3654相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72V3654

IDT72V3654 数据手册

与IDT72V3654相关器件

与IDT72V3654相关文章

您还可以找

您在本页遇到什么问题？