5秒后页面跳转
IDT72V36110L6BB PDF预览

IDT72V36110L6BB

更新时间: 2024-11-06 11:17:55
品牌 Logo 应用领域
艾迪悌 - IDT 存储内存集成电路先进先出芯片时钟
页数 文件大小 规格书
48页 373K
描述
3.3 VOLT HIGH-DENSITY SUPERSYNC II? 36-BIT FIFO

IDT72V36110L6BB 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Active零件包装代码:BGA
包装说明:BGA, BGA144,12X12,40针数:144
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.16
Is Samacsys:N最长访问时间:4 ns
其他特性:RETRANSMIT; AUTO POWER DOWN; ASYNCHRONOUS MODE IS ALSO POSSIBLE最大时钟频率 (fCLK):166 MHz
周期时间:6 nsJESD-30 代码:S-PBGA-B144
JESD-609代码:e0长度:13 mm
内存密度:4718592 bit内存集成电路类型:OTHER FIFO
内存宽度:36湿度敏感等级:3
功能数量:1端子数量:144
字数:131072 words字数代码:128000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:128KX36
可输出:YES封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA144,12X12,40
封装形状:SQUARE封装形式:GRID ARRAY
并行/串行:PARALLEL峰值回流温度(摄氏度):225
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.97 mm最大待机电流:0.015 A
子类别:FIFOs最大压摆率:0.04 mA
最大供电电压 (Vsup):3.45 V最小供电电压 (Vsup):3.15 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn63Pb37)端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:20宽度:13 mm
Base Number Matches:1

IDT72V36110L6BB 数据手册

 浏览型号IDT72V36110L6BB的Datasheet PDF文件第2页浏览型号IDT72V36110L6BB的Datasheet PDF文件第3页浏览型号IDT72V36110L6BB的Datasheet PDF文件第4页浏览型号IDT72V36110L6BB的Datasheet PDF文件第5页浏览型号IDT72V36110L6BB的Datasheet PDF文件第6页浏览型号IDT72V36110L6BB的Datasheet PDF文件第7页 
3.3 VOLT HIGH-DENSITY SUPERSYNC II™  
36-BIT FIFO  
65,536 x 36  
131,072 x 36  
IDT72V36100  
IDT72V36110  
Empty, Full and Half-Full flags signal FIFO status  
Programmable Almost-Empty and Almost-Full flags, each flag can  
default to one of eight preselected offsets  
Selectable synchronous/asynchronous timing modes for Almost-  
Empty and Almost-Full flags  
Program programmable flags by either serial or parallel means  
Select IDT Standard timing (using EF and FF flags) or First Word  
Fall Through timing (using OR and IR flags)  
Output enable puts data outputs into high impedance state  
Easily expandable in depth and width  
JTAG port, provided for Boundary Scan function (PBGA Only)  
Independent Read and Write Clocks (permit reading and writing  
simultaneously)  
Availableina128-pinThinQuadFlatPack(TQFP)ora144-pinPlastic  
Ball Grid Array (PBGA) (with additional features)  
Pin compatible to the SuperSync II (IDT72V3640/72V3650/72V3660/  
72V3670/72V3680/72V3690)family  
FEATURES:  
Choose among the following memory organizations:  
IDT72V36100 65,536 x 36  
IDT72V36110 131,072 x 36  
Higher density, 2Meg and 4Meg SuperSync II FIFOs  
Up to 166 MHz Operation of the Clocks  
UserselectableAsynchronous readand/orwriteports (PBGAOnly)  
User selectable input and output port bus-sizing  
- x36 in to x36 out  
- x36 in to x18 out  
- x36 in to x9 out  
- x18 in to x36 out  
- x9 in to x36 out  
Big-Endian/Little-Endian user selectable byte representation  
5V input tolerant  
Fixed, low first word latency  
Zero latency retransmit  
Auto power down minimizes standby power consumption  
Master Reset clears entire FIFO  
High-performance submicron CMOS technology  
Industrial temperature range (–40°C to +85°C) is available  
Green parts available, see ordering information  
Partial Reset clears data, but retains programmable settings  
FUNCTIONALBLOCKDIAGRAM  
*Available on the PBGA package only.  
D0 -Dn (x36, x18 or x9)  
LD SEN  
WEN  
WCLK/WR  
*
INPUT REGISTER  
OFFSET REGISTER  
FF/IR  
PAF  
EF/OR  
FLAG  
LOGIC  
PAE  
HF  
FWFT/SI  
PFM  
FSEL0  
FSEL1  
WRITE CONTROL  
LOGIC  
ASYW  
*
RAM ARRAY  
65,536 x 36  
131,072 x 36  
WRITE POINTER  
READ POINTER  
BE  
CONTROL  
LOGIC  
IP  
RT  
RM  
ASYR  
READ  
CONTROL  
LOGIC  
BM  
IW  
OW  
OUTPUT REGISTER  
BUS  
*
CONFIGURATION  
MRS  
PRS  
RESET  
LOGIC  
RCLK/RD  
*
REN  
TCK  
*
*
TRST  
TMS  
TDI  
TDO  
JTAG CONTROL  
(BOUNDARY  
SCAN)  
*
6117 drw01  
*
Q0 -Qn (x36, x18 or x9)  
OE  
*
*
IDTandtheIDTlogoaretrademarksofIntegratedDeviceTechnology,Inc.TheSuperSyncIIFIFOisatrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
APRIL 2006  
1
©
2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-6117/13  

与IDT72V36110L6BB相关器件

型号 品牌 获取价格 描述 数据表
IDT72V36110L6BB8 IDT

获取价格

FIFO, 128KX36, 4ns, Synchronous, CMOS, PBGA144, 13 X 13 MM, 1 MM PITCH, PLASTIC, BGA-144
IDT72V36110L6BBG8 IDT

获取价格

FIFO, 128KX36, 4ns, Synchronous, CMOS, PBGA144, 13 X 13 MM, 1 MM PITCH, PLASTIC, BGA-144
IDT72V36110L6BBI IDT

获取价格

3.3 VOLT HIGH-DENSITY SUPERSYNC II? 36-BIT FIFO
IDT72V36110L6PF IDT

获取价格

3.3 VOLT HIGH-DENSITY SUPERSYNC II? 36-BIT FIFO
IDT72V36110L6PF8 IDT

获取价格

FIFO, 128KX36, 4ns, Synchronous, CMOS, PQFP128, PLASTIC, TQFP-128
IDT72V36110L6PFG IDT

获取价格

FIFO, 128KX36, 4ns, Synchronous, CMOS, PQFP128, GREEN, PLASTIC, TQFP-128
IDT72V36110L6PFG8 IDT

获取价格

FIFO, 128KX36, 4ns, Synchronous, CMOS, PQFP128, PLASTIC, TQFP-128
IDT72V36110L6PFI IDT

获取价格

3.3 VOLT HIGH-DENSITY SUPERSYNC II? 36-BIT FIFO
IDT72V36110L7.5BB IDT

获取价格

3.3 VOLT HIGH-DENSITY SUPERSYNC II? 36-BIT FIFO
IDT72V36110L7.5BBGI IDT

获取价格

FIFO, 128KX36, 5ns, Synchronous, CMOS, PBGA144, 13 X 13 MM, 1 MM PITCH, GREEN, PLASTIC, BG