Datasheet > IDT71V3548S133BQG

IDT71V3548S133BQG

更新时间： 2024-11-27 09:14:27

品牌	Logo	应用领域
艾迪悌 - IDT		静态存储器
页数	文件大小	规格书
26页	982K
描述
ZBT SRAM, 256KX18, 4.2ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT71V3548S133BQG 数据手册

浏览型号IDT71V3548S133BQG的Datasheet PDF文件第2页

浏览型号IDT71V3548S133BQG的Datasheet PDF文件第3页

浏览型号IDT71V3548S133BQG的Datasheet PDF文件第4页

浏览型号IDT71V3548S133BQG的Datasheet PDF文件第5页

浏览型号IDT71V3548S133BQG的Datasheet PDF文件第6页

浏览型号IDT71V3548S133BQG的Datasheet PDF文件第7页

256K x 18

IDT71V3548S

IDT71V3548SA

3.3V Synchronous ZBT SRAM

3.3V I/O, Burst Counter

Pipelined Outputs

Address and control signals are applied to the SRAM during one

clockcycle,andtwocycleslatertheassociateddatacycleoccurs,beit

read or write.

The IDT71V3548 contain data I/O, address and control signal

registers.Outputenableistheonlyasynchronoussignalandcanbeused

todisabletheoutputsatanygiventime.

A Clock Enable (CEN) pin allows operation of the IDT71V3548

to be suspended as long as necessary. All synchronous inputs are

ignored when (CEN) is high and the internal device registers will hold

their previous values.

Therearethreechipenablepins(CE1,CE2,CE2)thatallowtheuser

to deselect the device when desired. If any one of these three are not

asserted when ADV/LD is low, no new memory operation can be

initiated. However, anypendingdata transfers (reads orwrites)willbe

completed.Thedatabuswilltri-statetwocyclesafterchipisdeselected

orawriteisinitiated.

The IDT71V3548 has an on-chip burst counter. In the burst

mode,theIDT71V3548canprovidefourcyclesofdataforasingleaddress

presentedtotheSRAM.Theorderoftheburstsequenceisdefinedbythe

LBOinputpin.TheLBOpinselectsbetweenlinearandinterleavedburst

sequence. The ADV/LD signal is used to load a new external address

(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =

HIGH).

TheIDT71V3548SRAMsutilizeIDT's latesthigh-performanceCMOS

processandarepackagedinaJEDECstandard14mmx20mm100-pin

plasticthinquadflatpack(TQFP)as wellas a 119ballgridarray(BGA)

and 165 fine pitch ball grid array (fBGA).

Features

◆

256K x 18 memory configurations

◆

Supports high performance system speed - 133 MHz

(4.2 ns Clock-to-Data Access)

ZBT^TMFeature - No dead cycles between write and read

cycles

◆

Internally synchronized output buffer enable eliminates the

need to control OE

Single R/W (READ/WRITE) control pin

◆

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW1 - BW4) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 3.3V I/O Supply (VDDQ)

Optional Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

◆

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA)

Description

The IDT71V3548 are 3.3V high-speed 4,718,592-bit (4.5 Megabit)

synchronous SRAMS. They are designed to eliminate dead bus

cycles when turning the bus around between reads and writes, or

writes and reads. Thus, they have been given the name ZBT^TM, or

Zero Bus Turnaround.

PinDescriptionSummary

A -A

Address Inputs

Input

Output

Input

I/O

Synchronous

Asynchronous

Synchronous

N/A

Chip Enables

CE , CE , CE

Output Enable

R/W

CEN

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

BW , BW , BW , BW

CLK

ADV/LD

LBO

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Te st Data Inp ut

Synchronous

Static

TMS

TDI

Synchronous

N/A

TCK

TDO

TRST

Te st Clo c k

Test Data Output

Synchronous

Asynchronous

Synchronous

Static

JTAG Reset (Optional)

Sleep Mode

I/O -I/O , I/O -I/O

Data Input / Output

Core Power, I/O Power

Ground

DD DDQ

, V

Supply

Static

5296 tbl 01

MAY 2002

DSC-5296/03

12 3 4 5 6 7...26

中文翻译

下载PDF

与IDT71V3548S133BQG相关器件

型号	品牌	获取价格	描述	数据表
IDT71V3548S133BQI	IDT	获取价格	256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs
IDT71V3548S133PF	IDT	获取价格	256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs
IDT71V3548S133PF9	IDT	获取价格	ZBT SRAM, 256KX18, 4.2ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
IDT71V3548S133PFG	IDT	获取价格	ZBT SRAM, 256KX18, 4.2ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, GREEN, PLASTIC, TQFP-
IDT71V3548S133PFG8	IDT	获取价格	ZBT SRAM, 256KX18, 4.2ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, GREEN, PLASTIC, TQFP-
IDT71V3548S133PFGI	IDT	获取价格	ZBT SRAM, 256KX18, 4.2ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
IDT71V3548S133PFI	IDT	获取价格	256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs
IDT71V3548S133PFI9	IDT	获取价格	ZBT SRAM, 256KX18, 4.2ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
IDT71V3548SA	IDT	获取价格	256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs
IDT71V3548SA100B	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119

与IDT71V3548S133BQG相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

43
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

33
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

61
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

58

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT71V3548S133BQG

IDT71V3548S133BQG 数据手册

与IDT71V3548S133BQG相关器件

与IDT71V3548S133BQG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT71V3548S133BQG

IDT71V3548S133BQG 数据手册

与IDT71V3548S133BQG相关器件

与IDT71V3548S133BQG相关文章

您还可以找

您在本页遇到什么问题？