Advance
Information
IDT71T75602
IDT71T75802
512K x 36, 1M x 18
2.5V Synchronous ZBT™ SRAMs
2.5V I/O, Burst Counter
PipelinedOutputs
Features
◆
Description
512K x 36, 1M x 18 memory configurations
◆
The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit
(18 Megabit)synchronousSRAMs.Theyaredesignedtoeliminatedead
bus cycles when turning the bus around between reads and writes, or
Supports high performance system speed - 166 MHz
(3.5 ns Clock-to-Data Access)
ZBTTM Feature - No dead cycles between write and read
◆
TM
writes andreads.Thus,theyhavebeengiventhenameZBT ,orZero
Bus Turnaround.
cycles
◆
Internally synchronized output buffer enable eliminates the
Address and control signals are applied to the SRAM during one
clockcycle,andtwocycles latertheassociateddatacycleoccurs,beit
read or write.
need to control OE
Single R/W (READ/WRITE) control pin
Positive clock-edge triggered address, data, and control
◆
◆
TheIDT71T75602/802containdataI/O,addressandcontrolsignal
registers.Outputenableistheonlyasynchronoussignalandcanbeused
todisabletheoutputsatanygiventime.
AClockEnable CEN pinallows operationofthe IDT71T75602/802
tobesuspendedaslongasnecessary.Allsynchronousinputsareignored
when(CEN)ishighandtheinternaldeviceregisterswillholdtheirprevious
values.
There are three chip enable pins (CE1, CE2, CE2) that allow the
usertodeselectthedevicewhendesired.Ifanyoneofthesethreeisnot
assertedwhenADV/LDislow,nonewmemoryoperationcanbeinitiated.
signal registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write (BW1 - BW4) control (May tie active)
Three chip enables for simple depth expansion
2.5V power supply (±5%)
2.5V I/O Supply (VDDQ)
Power down controlled by ZZ input
Packaged in a JEDEC standard 100-pin plastic thin quad
◆
◆
◆
◆
◆
◆
◆
flatpack (TQFP), 119 ball grid array (BGA) and a 165 fine
pitch ball grid array (fBGA).
PinDescriptionSummary
A0-A19
Address Inputs
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Output
Input
I/O
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Chip Enables
1
2
2
CE , CE , CE
Output Enable
OE
R/W
CEN
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
1
2
3
4
BW , BW , BW , BW
CLK
ADV/LD
LBO
TMS
TDI
Advance burst address / Load new address
Linear / Interleaved Burst Order
Test Mode Select
Test Data Input
Synchronous
Static
N/A
N/A
TCK
TDO
ZZ
Test Clock
N/A
Test Data Input
N/A
Sleep Mode
Synchronous
Synchronous
Static
0
31
P1
P4
I/O -I/O , I/O -I/O
Data Input / Output
Core Power, I/O Power
Ground
DD DDQ
V , V
Supply
Supply
SS
V
Static
5313 tbl 01
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.
MAY 2000
1
©2000IntegratedDeviceTechnology,Inc.
DSC-5313/00