5秒后页面跳转
IDT5V993A-5QI PDF预览

IDT5V993A-5QI

更新时间: 2024-11-12 12:28:15
品牌 Logo 应用领域
艾迪悌 - IDT 时钟驱动器
页数 文件大小 规格书
8页 112K
描述
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK

IDT5V993A-5QI 数据手册

 浏览型号IDT5V993A-5QI的Datasheet PDF文件第2页浏览型号IDT5V993A-5QI的Datasheet PDF文件第3页浏览型号IDT5V993A-5QI的Datasheet PDF文件第4页浏览型号IDT5V993A-5QI的Datasheet PDF文件第5页浏览型号IDT5V993A-5QI的Datasheet PDF文件第6页浏览型号IDT5V993A-5QI的Datasheet PDF文件第7页 
RANGES  
3.3V PROGRAMMABLE SKEW  
PLL CLOCK DRIVER  
TURBOCLOCK™  
IDT5V993A  
NRND  
FEATURES:  
DESCRIPTION:  
• Ref input is 5V tolerant  
The IDT5V993A is a high fanout 3.3V PLL based clock driver  
intended for high performance computing and data-communications  
applications. A key feature of the programmable skew is the ability of  
outputs to lead or lag the REF input signal. The IDT5V993A has six  
programmable skew outputs and two zero skew outputs. Skew is  
controlled by 3-level input signals that may be hard-wired to appropri-  
ate HIGH-MID-LOW levels.  
• 3 pairs of programmable skew outputs  
• Low skew: 200ps same pair, 250ps all outputs  
• Selectable positive or negative edge synchronization:  
Excellent for DSP applications  
• Synchronous output enable  
• Output frequency: 3.75MHz to 85MHz  
• 2x, 4x, 1/2, and 1/4 outputs  
When the GND/sOE pin is held low, all the outputs are synchro-  
nously enabled. However, if GND/sOE is held high, all the outputs  
except 3Q0 and 3Q1 are synchronously disabled.  
• 3 skew grades:  
IDT5V993A-2: tSKEW0<250ps  
IDT5V993A-5: tSKEW0<500ps  
IDT5V993A-7: tSKEW0<750ps  
Furthermore, when the VCCQ/PE is held high, all the outputs are  
synchronized with the positive edge of the REF clock input. When  
VCCQ/PE is held low, all the outputs are synchronized with the negative  
edge of REF. Both devices have LVTTL outputs with 12mA balanced  
drive outputs.  
• 3-level inputs for skew and PLL range control  
• PLL bypass for DC testing  
• External feedback, internal loop filter  
• 12mA balanced drive outputs  
• Low Jitter: <200ps peak-to-peak  
• Available in QSOP package  
• Not Recommended for New Design  
FUNCTIONAL BLOCK DIAGRAM  
GND/sOE  
1Q0  
Skew  
Select  
1Q1  
3
3
3
3
1F1:0  
2F1:0  
3F1:0  
VCCQ/PE  
2Q0  
2Q1  
Skew  
Select  
3
REF  
PLL  
FB  
3Q0  
3Q1  
Skew  
Select  
3
3
FS  
4Q0  
4Q1  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
JULY 2012  
1
c
2012 Integrated Device Technology, Inc.  
DSC 5408/3  

与IDT5V993A-5QI相关器件

型号 品牌 获取价格 描述 数据表
IDT5V993A-5QI8 IDT

获取价格

PLL Based Clock Driver, 5V Series, 8 True Output(s), 0 Inverted Output(s), PDSO28, QSOP-28
IDT5V993A-7Q IDT

获取价格

PLL Based Clock Driver, 5V Series, 8 True Output(s), 0 Inverted Output(s), PDSO28, QSOP-28
IDT5V993A-7QG IDT

获取价格

PLL Based Clock Driver, 5V Series, 8 True Output(s), 0 Inverted Output(s), PDSO28, LEAD FR
IDT5V993A-7QGI IDT

获取价格

PLL Based Clock Driver, 5V Series, 8 True Output(s), 0 Inverted Output(s), PDSO28, LEAD FR
IDT5V993A-7QGI8 IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO28, QSOP-28
IDT5V993A-7QI IDT

获取价格

3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
IDT5V993A-7QI8 IDT

获取价格

PLL Based Clock Driver, 5V Series, 8 True Output(s), 0 Inverted Output(s), PDSO28, QSOP-28
IDT5V994 IDT

获取价格

3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK-TM PLUS
IDT5V994DA IDT

获取价格

暂无描述
IDT5V994J IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PQCC32, PLASTIC, LCC-32