5秒后页面跳转
ICS932S203YGT PDF预览

ICS932S203YGT

更新时间: 2024-09-08 20:05:27
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
17页 252K
描述
Processor Specific Clock Generator, 133.3MHz, PDSO56, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-56

ICS932S203YGT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP,针数:56
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.88
JESD-30 代码:R-PDSO-G56JESD-609代码:e0
长度:14 mm湿度敏感等级:1
端子数量:56最高工作温度:70 °C
最低工作温度:最大输出时钟频率:133.3 MHz
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):240主时钟/晶体标称频率:14.318 MHz
认证状态:Not Qualified座面最大高度:1.2 mm
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:20宽度:6.1 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFICBase Number Matches:1

ICS932S203YGT 数据手册

 浏览型号ICS932S203YGT的Datasheet PDF文件第2页浏览型号ICS932S203YGT的Datasheet PDF文件第3页浏览型号ICS932S203YGT的Datasheet PDF文件第4页浏览型号ICS932S203YGT的Datasheet PDF文件第5页浏览型号ICS932S203YGT的Datasheet PDF文件第6页浏览型号ICS932S203YGT的Datasheet PDF文件第7页 
ICS932S203  
Integrated  
Circuit  
Systems, Inc.  
Frequency Generator with 133MHz Differential CPU Clocks  
Recommended Application:  
Servers based on Intel CK408 processors  
Pin Configuration  
Output Features:  
4 Differential CPU Clock Pairs @ 3.3V  
7 PCI (3.3V) @ 33.3MHz  
3 PCI_F (3.3V) @ 33.3MHz  
1 USB (3.3V) @ 48MHz  
1 DOT (3.3V) @ 48MHz  
1 REF (3.3V) @ 14.318MHz  
1 3V66 (3.3V) @ 66.6MHz  
1 VCH/3V66 (3.3V) @ 48MHz or 66.6MHz  
3 66MHz_OUT/3V66 (3.3V) @ 66.6MHz_IN  
or 66.6MHz  
1 66MHz_IN/3V66 (3.3V) @ Input/66MHz  
Features:  
Supports spread spectrum modulation,  
down spread 0 to -0.5%.  
Efficient power management scheme through PD#  
and PCI_STOP#.  
Uses external 14.318MHz crystal  
Stop clocks and functional control available through  
SMBus interface.  
56-Pin 300mil SSOP/TSSOP  
* These inputs have 150K internal pull-up resistor to VDD.  
Key Specifications:  
CPU Output Jitter <150ps  
3V66 Output Jitter <250ps  
CPU Output Skew <150ps  
Block Diagram  
Functionality  
66Buff[2:0]  
3V66[4:2]  
(MHz)  
PCI_F  
PCI  
(MHz)  
CPU  
3V66  
FS1 FS0  
(MHz) (MHz)  
1
1
0
1
0
1
0
1
100  
133.3  
100  
66.6  
66.6  
66.6  
66.6  
Hi-Z  
66.6 In path 66.6 in/2  
66. In path  
66.6  
66.6 in/2  
33.3  
0
0
133.3  
Hi-Z  
66.6  
33.3  
mid  
mid  
Hi-Z  
Hi-Z  
Tclk/2 Tclk/4  
Tclk/4  
Tclk/8  
0601E—12/22/04  

与ICS932S203YGT相关器件

型号 品牌 获取价格 描述 数据表
ICS932S208 ICSI

获取价格

Programmable Timing Control Hub⑩ for Next Gen
ICS932S208 IDT

获取价格

Programmable Timing Control HubTM for Next Gen P4TM Processor
ICS932S208DF IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, MO-118, SSOP-56
ICS932S208DFLF IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, MO-118, SSOP-56
ICS932S208DFT IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, MO-118, SSOP-56
ICS932S208DF-T IDT

获取价格

400MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56, MO-118, SSOP-56
ICS932S208DGLFT IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, 6.10 MM, 0.50 MM PITCH, GREEN, MO-153,
ICS932S208DGT IDT

获取价格

暂无描述
ICS932S208FLF-T IDT

获取价格

Clock Generator, PDSO56
ICS932S208F-T IDT

获取价格

Clock Generator, PDSO56