Datasheet > ICS932S422CGLFT

ICS932S422CGLFT

更新时间： 2024-09-14 04:44:23

品牌	Logo	应用领域
矽成 - ICSI		PC 服务器时钟
页数	文件大小	规格书
21页	194K
描述
PCIe Gen 2 main Clock for Intel-based Servers

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS932S422CGLFT 数据手册

Integrated

Circuit

ICS932S422C

Systems, Inc.

PCIe Gen 2 main Clock for Intel-based Servers

Recommended Application:

Features/Benefits:

PCIe Gen 2 & FBD compliant CK410B/CK410B+ clock for

Intel-based servers

•

Supports spread spectrum modulation, 0 to -0.5%

down spread

•

Uses external 14.318MHz crystal and external load

capacitors for low ppm synthesis error

Output Features:

•

5 - 0.7V current-mode differential CPU pairs

4 - 0.7V current-mode differential SRC pair

4 - PCI (33MHz)

3 - PCICLK_F, (33MHz) free-running

1 - 48MHz

•

CPU clocks independent of SRC/PCI clocks

D2/D3 SMBus address

Compliant with PCIe Gen II phase noise specifications

2 - REF, 14.318MHz

Key Specifications:

•

CPU cycle-cycle jitter: < 50ps

SRC cycle-cycle jitter: < 125ps

PCI cycle-cycle jitter: < 500ps

CPU output skew: < 100ps

SRC output skew: < 250ps

300ppm frequency accuracy on all outputs except

48MHz

•

100ppm frequency accuracy on 48MHz

Functionality

Pin Configuration

CPU

MHz

SRC

MHz

PCI

MHz

REF

MHz

USB

MHz

VDDPCI 1

GNDPCI 2

PCICLK0 3

PCICLK1 4

PCICLK2 5

PCICLK3 6

GNDPCI 7

VDDPCI 8

PCICLK_F0 9

PCICLK_F1 10

PCICLK_F2 11

VDD48 12

48MHz 13

GND48 14

VDDSRC 15

NC 16

56 FSLC/TEST_SEL

55 REF0

54 REF1

53 VDDREF

52 X1

51 X2

50 GNDREF

49 FSLB/TEST_MODE

48 FSLA

47 VDDCPU

46 CPUCLKT0

45 CPUCLKC0

44 VDDCPU

43 CPUCLKT1

42 CPUCLKC1

41 GNDCPU

40 CPUCLKT2

39 CPUCLKC2

38 VDDCPU

37 CPUCLKT3

36 CPUCLKC3

35 VDDA

FSLC¹FSLB¹FSLA²

266.67 100.00

133.33 100.00

200.00 100.00

166.67 100.00

333.33 100.00

100.00 100.00

400.00 100.00

33.33

Reserved

14.318

48.000

1. FSLB and FSLC are three-level inputs. Please see VIL_FS and VIH_FS

specifications in the Input/Supply/Common Output Parameters Table for

correct values. Also refer to the Test Clarification Table.

2.FSLA is a low-threshold input. Please see the VIL_FS and VIH_FS

specifications in the Input/Supply/Common Output Parameters Table for correct values.

Vtt_PwrGd#/PD 17

SRCCLKC1 18

SRCCLKT1 19

GNDSRC 20

SRCCLKT2 21

SRCCLKC2 22

SRCCLKC3 23

SRCCLKT3 24

VDDSRC 25

SRCCLKT4 26

SRCCLKC4 27

VDDSRC 28

34 GNDA

33 IREF

32 CPUCLKT4

31 CPUCLKC4

30 SDATA

29 SCLK

56-pin SSOP & TSSOP

1412A—12/10/07

12 3 4 5 6 7...21

中文翻译

下载PDF

与ICS932S422CGLFT相关器件

型号	品牌	获取价格	描述	数据表
ICS932S422CGLF-T	IDT	获取价格	Processor Specific Clock Generator, 400MHz, PDSO56, 6.10 MM, 0.50 MM PITCH, LEAD FREE, MO-
ICS932S422CG-T	IDT	获取价格	Processor Specific Clock Generator, 400MHz, PDSO56, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-
ICS932S801	ETC	获取价格	K8 Clock Chip for Serverworks GC-HT 2-Way Servers
ICS932S801AFLFT	ETC	获取价格	K8 Clock Chip for Serverworks GC-HT 2-Way Servers
ICS932S805C	IDT	获取价格	K8 Clock Chip for Serverworks HT2100 Servers
ICS932S805CGLF	IDT	获取价格	Clock Generator, PDSO64
ICS932S805CGLFT	IDT	获取价格	Clock Generator, PDSO64
ICS932S825	ICSI	获取价格	Low Power Clock Chip for Serverworks HT2400 Servers
ICS932S825AG	IDT	获取价格	Clock Generator, PDSO64
ICS932S825AGLFT	IDT	获取价格	Clock Generator, PDSO64

与ICS932S422CGLFT相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

80
AIC1781A 电池充电控制器深度解析
2024-09-03

70
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

100
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

117

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS932S422CGLFT

ICS932S422CGLFT 数据手册

与ICS932S422CGLFT相关器件

与ICS932S422CGLFT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS932S422CGLFT

ICS932S422CGLFT 数据手册

与ICS932S422CGLFT相关器件

与ICS932S422CGLFT相关文章

您还可以找

您在本页遇到什么问题？