5秒后页面跳转
捷配首页

Datasheet > ICS87949AY
ICS87949AY PDF预览

ICS87949AY

更新时间： 2024-11-17 20:55:15
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
11页 141K
描述
Low Skew Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52

阅读下载

中文翻译

获取价格

ICS87949AY 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Active零件包装代码：QFP
包装说明：LQFP,针数：52
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.3输入调节：DIFFERENTIAL MUX
JESD-30 代码：S-PQFP-G52JESD-609代码：e0
长度：10 mm逻辑集成电路类型：LOW SKEW CLOCK DRIVER
功能数量：1反相输出次数：
端子数量：52实输出次数：15
最高工作温度：70 °C最低工作温度：
封装主体材料：PLASTIC/EPOXY封装代码：LQFP
封装形状：SQUARE封装形式：FLATPACK, LOW PROFILE
峰值回流温度（摄氏度）：NOT SPECIFIED认证状态：Not Qualified
Same Edge Skew-Max（tskwd）：0.35 ns座面最大高度：1.6 mm
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：3 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
温度等级：COMMERCIAL端子面层：TIN LEAD
端子形式：GULL WING端子节距：0.65 mm
端子位置：QUAD处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：10 mm最小 fmax：250 MHz
Base Number Matches：1

ICS87949AY 数据手册

 浏览型号ICS87949AY的Datasheet PDF文件第2页浏览型号ICS87949AY的Datasheet PDF文件第3页浏览型号ICS87949AY的Datasheet PDF文件第4页浏览型号ICS87949AY的Datasheet PDF文件第5页浏览型号ICS87949AY的Datasheet PDF文件第6页浏览型号ICS87949AY的Datasheet PDF文件第7页 
PRELIMINARY  
ICS87949  
Integrated  
Circuit  
Systems, Inc.  
LOW SKEW  
÷1, ÷2  
CLOCK GENERATOR  
GENERAL DESCRIPTION  
FEATURES  
The ICS87949 is a low skew, ÷1, ÷2 Clock Gen- • 15 single ended LVCMOS outputs, 7Ω typical output  
,&6  
erator and a member of the HiPerClockS™ family  
of High Performance Clock Solutions from ICS.  
The ICS87949 has selectable single ended clock  
or LVPECL clock inputs. The single ended clock  
impedance  
HiPerClockS™  
• Selectable LVCMOS or LVPECL clock inputs  
• CLK0 and CLK1 can accept the following input levels:  
LVCMOS and LVTTL  
input accepts LVCMOS or LVTTL input levels. The PCLK,  
nPCLK pair can accept LVPECL, CML, or SSTL input levels.  
The low impedance LVCMOS outputs are designed to drive  
50Ω series or parallel terminated transmission lines. The ef-  
fective fanout can be increased from 15 to 30 by utilizing the  
ability of the outputs to drive two series terminated lines.  
• PCLK, nPCLK supports the following input types:  
LVPECL, CML, SSTL  
• Maximum input frequency: 250MHz  
• Output skew: 350ps (maximum)  
The divide select inputs, DIV_SELx, control the output fre-  
quency of each bank. The outputs can be utilized in the ÷1,  
÷2 or a combination of ÷1 and ÷2 modes. The master reset  
input, MR/nOE, resets the internal frequency dividers and also  
controls the active and high impedance states of all outputs.  
• Part-to-part skew: 2.75ns (maximum)  
• 3.3V supply voltage  
• 0°C to 70°C ambient operating temperature  
• Industrial temperature information available upon request  
• Pin compatible to the MPC949  
The ICS87949 is characterized at 3.3V core/3.3V output. Guar-  
anteed output and part-to-part skew characteristics make the  
ICS87949 ideal for those clock distribution applications demand-  
ing well defined performance and repeatability.  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
CLK_SEL  
0
1
CLK0  
CLK1  
÷1  
÷2  
0
1
52 51 50 49 48 47 46 45 44 43 42 41 40  
MR/nOE  
CLK_SEL  
VDD  
1
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
nc  
2
GND  
QC0  
VDDC  
QC1  
GND  
QC2  
VDDC  
QC3  
GND  
GND  
QD5  
nc  
R
PCLK  
nPCLK  
3
0
1
4
CLK0  
QA0 - QA1  
QB0 - QB2  
QC0 - QC3  
PCLK_SEL  
DIV_SELA  
5
CLK1  
6
PCLK  
7
ICS87949  
nPCLK  
0
1
8
PCLK_SEL  
DIV_SELA  
DIV_SELB  
DIV_SELC  
DIV_SELD  
GND  
9
10  
11  
12  
13  
DIV_SELB  
DIV_SELC  
0
1
14 15 16 17 18 19 20 21 22 23 24 25 26  
0
1
QD0 - QD5  
52-Lead LQFP  
10mm x 10mm x 1.4mm package body  
Y Package  
DIV_SELD  
MR/nOE  
Top View  
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial  
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.  
87949AY  
www.icst.com/products/hiperclocks.html  
REV. A JANUARY 2, 2002  
1
1234567...11

中文翻译

下载PDF

与ICS87949AY相关器件

型号 品牌 获取价格 描述 数据表
ICS87949AY-01 ICSI

获取价格

 		LOW SKEW ±1, ±2 CLOCK GENERATOR
ICS87949AY-01 IDT

获取价格

 		Low Skew Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1.40 MM
ICS87949AY-01LF IDT

获取价格

 		Low Skew Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1.40 MM
ICS87949AY-01T IDT

获取价格

 		Low Skew Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1.40 MM
ICS87949AY-01T ICSI

获取价格

 		LOW SKEW ±1, ±2 CLOCK GENERATOR
ICS87949AYI-01LF IDT

获取价格

 		Low Skew Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1.40 MM
ICS87949AYI-01LFT IDT

获取价格

 		Low Skew Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1.40 MM
ICS87949AYILF IDT

获取价格

 		Low Skew Clock Driver, 87949 Series, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X
ICS87949AYILFT IDT

获取价格

 		Low Skew Clock Driver, 87949 Series, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X
ICS87949AYLFT IDT

获取价格

 		Low Skew Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 M

与ICS87949AY相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证