5秒后页面跳转
iCE40HX1K-TQ144 PDF预览

iCE40HX1K-TQ144

更新时间: 2024-09-16 12:18:15
品牌 Logo 应用领域
莱迪思 - LATTICE /
页数 文件大小 规格书
12页 872K
描述
iCE40™ HX-Series Ultra Low-Power FPGA Family

iCE40HX1K-TQ144 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:LFQFP, QFP144,.87SQ,20Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:1.44最大时钟频率:133 MHz
JESD-30 代码:S-PQFP-G144长度:20 mm
可配置逻辑块数量:160输入次数:96
逻辑单元数量:1280输出次数:96
端子数量:144最高工作温度:100 °C
最低工作温度:-40 °C组织:160 CLBS
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP144,.87SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):NOT SPECIFIED
电源:1.2 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Field Programmable Gate Arrays最大供电电压:1.26 V
最小供电电压:1.14 V标称供电电压:1.2 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:20 mm
Base Number Matches:1

iCE40HX1K-TQ144 数据手册

 浏览型号iCE40HX1K-TQ144的Datasheet PDF文件第2页浏览型号iCE40HX1K-TQ144的Datasheet PDF文件第3页浏览型号iCE40HX1K-TQ144的Datasheet PDF文件第4页浏览型号iCE40HX1K-TQ144的Datasheet PDF文件第5页浏览型号iCE40HX1K-TQ144的Datasheet PDF文件第6页浏览型号iCE40HX1K-TQ144的Datasheet PDF文件第7页 
iCE40HX-Series  
Ultra Low-Power  
FPGA Family  
October 03, 2012 (1.32)  
Data Sheet  
Figure 1: iCE40 HX-Series Family Architectural Features  
HX-Series - optimized for high  
Programmable  
performance  
Logic Block (PLB)  
267 µA at f =0 kHz  
Low cost package offerings  
80% faster than iCE65  
(Typical)  
I/O Bank 0  
Proven, high-volume 40 nm, low-power  
CMOS technology  
Programmable Interconnect  
Integrated Phase-Locked Loop (PLL)  
Clock multiplication/division for display, SerDes,  
and memory interface applications  
Up to 533 MHz PLL Output  
Reprogrammable from a variety of  
methods and sources  
Flexible programmable logic and  
programmable interconnect fabric  
8K look-up tables (LUT4) and flip-flops  
Low-power logic and interconnect  
NVCM  
PLL  
Complete iCEcubedevelopment system  
Windows® and Linux® support  
SPI  
I/O Bank 2  
Config  
VHDL and Verilog logic synthesis  
Place and route software  
Carry logic  
Four-input  
Look-Up Table  
(LUT4)  
Phase-Locked  
Loop  
Nonvolatile Configuration  
Memory (NVCM)  
Flip-flop with enable  
and reset controls  
Design and IP core libraries  
Low-cost iCEman40HX development board  
Table 1: iCE40HX Ultra Low-Power Programmable Logic Family Summary  
Part Number  
Logic Cells (LUT + Flip-Flop)  
RAM4K Memory Blocks  
HX1K  
1,280  
16  
HX4K  
3,520  
20  
HX8K  
7,680  
32  
RAM4K RAM bits  
64K  
1
245 Kb  
267 µA  
96  
80K  
2
533 Kb  
667 µA  
107  
128K  
2
1,057 Kb  
1100 µA  
206  
Phase-Locked Loops (PLLs)  
Configuration bits (maximum)  
Core Operating Power 0 KHz1  
Maximum Programmable I/O Pins  
Maximum Differential Input Pairs  
12  
14  
26  
Package  
Code Area mm Pitch mm  
PIO: Max I/O (LVDS)  
CM225  
CB132  
CT256  
VQ100  
TQ144  
7x7  
225-ball ucBGA  
132-ball csBGA  
256-ball caBGA  
100-pin VQFP2  
144-pin TQFP  
0.4  
0.5  
0.8  
0.5  
0.5  
178(23)  
8x8  
95(11)  
95(12)  
95(12)  
14x14  
14x14  
20x20  
206(26)  
72(9)  
96(12)  
107(14)  
Note 1: At 1.2V VCC, 25°C 2: No PLL Available  
© 2007-2012 by Lattice Semiconductor Corporation. All rights reserved.  
www.latticesemi.com  
(1.32, 03-OCT-2012)  
1
 

与iCE40HX1K-TQ144相关器件

型号 品牌 获取价格 描述 数据表
ICE40HX1K-TQ225 LATTICE

获取价格

iCE40™ HX-Series Ultra Low-Power mobileFPGA
ICE40HX1K-VQ100 LATTICE

获取价格

iCE40™ HX-Series Ultra Low-Power FPGA Famil
ICE40HX1K-VQ225 LATTICE

获取价格

iCE40™ HX-Series Ultra Low-Power mobileFPGA
ICE40HX4K-BG121 LATTICE

获取价格

iCE40 LP/HX Family
ICE40HX4K-BG121TR LATTICE

获取价格

Field Programmable Gate Array, CMOS, PBGA121, CABGA-121
iCE40HX4K-CB132 LATTICE

获取价格

iCE40™ HX-Series Ultra Low-Power FPGA Famil
ICE40HX4K-CB225 LATTICE

获取价格

iCE40™ HX-Series Ultra Low-Power mobileFPGA
ICE40HX4K-CM225 LATTICE

获取价格

iCE40™ HX-Series Ultra Low-Power mobileFPGA
ICE40HX4K-CT225 LATTICE

获取价格

iCE40™ HX-Series Ultra Low-Power mobileFPGA
ICE40HX4K-QN225 LATTICE

获取价格

iCE40™ HX-Series Ultra Low-Power mobileFPGA