Datasheet > IC41LV16105-50K

IC41LV16105-50K

更新时间： 2024-02-23 19:39:54

品牌	Logo	应用领域
矽成 - ICSI		动态存储器光电二极管内存集成电路
页数	文件大小	规格书
18页	188K
描述
Fast Page DRAM, 1MX16, 50ns, CMOS, PDSO42,

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IC41LV16105-50K 技术参数

是否Rohs认证：	不符合	生命周期：	Transferred
包装说明：	SOJ, SOJ42,.44	Reach Compliance Code：	unknown
风险等级：	5.83	最长访问时间：	50 ns
I/O 类型：	COMMON	JESD-30 代码：	R-PDSO-J42
JESD-609代码：	e0	内存密度：	16777216 bit
内存集成电路类型：	FAST PAGE DRAM	内存宽度：	16
端子数量：	42	字数：	1048576 words
字数代码：	1000000	最高工作温度：	70 °C
最低工作温度：		组织：	1MX16
输出特性：	3-STATE	封装主体材料：	PLASTIC/EPOXY
封装代码：	SOJ	封装等效代码：	SOJ42,.44
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
电源：	3.3 V	认证状态：	Not Qualified
刷新周期：	1024	自我刷新：	NO
最大待机电流：	0.0005 A	子类别：	DRAMs
最大压摆率：	0.16 mA	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	J BEND	端子节距：	1.27 mm
端子位置：	DUAL	Base Number Matches：	1

IC41LV16105-50K 数据手册

IC41C16105

IC41LV16105

Notes:

1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device

operation is assured. The eight RAS cycles wake-up should be repeated any time the t^REꢀrefresh requirement is exceeded.

2. V^IH(MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between VIH

and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.

3. In addition to meeting the transition rate specification, all input signals must transit between V^IHand VIL (or between VIL and VIH)

in a monotonic manner.

4. If CAS and RAS = V^IH, data output is High-Z.

5. If CAS = V^IL, data output may contain data from the last valid READ cycle.

6. Measured with a load equivalent to one TTL gate and 50 pꢀ.

7. Assumes that t^RCD< tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase

by the amount that t^RCDexceeds the value shown.

8. Assumes that t^RCD> tRCD (MAX).

9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the

data output buffer, CAS and RAS must be pulsed for t^CP.

10. Operation with the t^RCD(MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD

is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.

11. Operation within the t^RAD(MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD

is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.

12. Either t^RCHor tRRH must be satisfied for a READ cycle.

13. t^Oꢀꢀ(MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.

14. t^WCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE WRITE and READ-MODIꢀY-WRITE cycle only. If tWCS > tWCS

(MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If tRWD > tRWD

(MIN), tAWD > tAWD (MIN) and tCWD > tCWD (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from

the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back

to V^IH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.

15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.

16. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, I/O goes open. If OE is tied permanently LOW, a

LATE WRITE or READ-MODIꢀY-WRITE is not possible.

17. Write command is defined as WE going low.

18. LATE WRITE and READ-MODIꢀY-WRITE cycles must have both t^ODand tOEH met (OE HIGH during WRITE cycle) in order to ensure

that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW

and OE is taken back to LOW after t^OEHis met.

19. The I/Os are in open during READ cycles once t^ODor tOꢀꢀ occur.

20. The first χCAS edge to transition LOW.

21. The last χCAS edge to transition HIGH.

22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-

MODIꢀY-WRITE cycles.

23. Last falling χCAS edge to first rising χCAS edge.

24. Last rising χCAS edge to next cycles last rising χCAS edge.

25. Last rising χCAS edge to first falling χCAS edge.

26. Each χCAS must meet minimum pulse width.

27. Last χCAS to go LOW.

28. I/Os controlled, regardless UCAS and LCAS.

29. The 3 ns minimum is a parameter guaranteed by design.

30. Enables on-chip refresh and address counters.

Integrated Circuit Solution Inc.

DR014-0A 06/07/2001

S2-9

1...6 7 8910 11 12...18

中文翻译

下载PDF

与IC41LV16105-50K相关器件

型号	品牌	获取价格	描述	数据表
IC41LV16105-50KI	ISSI	获取价格	Fast Page DRAM, 1MX16, 50ns, CMOS, PDSO42, 0.400 INCH, SOJ-42
IC41LV16105-50KI	ICSI	获取价格	Fast Page DRAM, 1MX16, 50ns, CMOS, PDSO42,
IC41LV16105-50T	ISSI	获取价格	Fast Page DRAM, 1MX16, 50ns, CMOS, PDSO44, 0.400 INCH, TSOP2-50/44
IC41LV16105-50T	ICSI	获取价格	Fast Page DRAM, 1MX16, 50ns, CMOS, PDSO44,
IC41LV16105-50TI	ISSI	获取价格	Fast Page DRAM, 1MX16, 50ns, CMOS, PDSO44, 0.400 INCH, TSOP2-50/44
IC41LV16105-60K	ICSI	获取价格	Fast Page DRAM, 1MX16, 60ns, CMOS, PDSO42,
IC41LV16105-60KI	ETC	获取价格	1M X 16 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE
IC41LV16105-60T	ISSI	获取价格	Fast Page DRAM, 1MX16, 60ns, CMOS, PDSO44, 0.400 INCH, TSOP2-50/44
IC41LV16105-60T	ICSI	获取价格	Fast Page DRAM, 1MX16, 60ns, CMOS, PDSO44,
IC41LV16105-60TI	ETC	获取价格	1M X 16 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE

与IC41LV16105-50K相关文章

深入解读IR2103资料手册：引脚说明、电气参数及替换型号推荐
2024-06-06

2
L7805CV手册解读：引脚说明、替代型号推荐、好坏检测
2024-06-06

2
MMBT5551资料手册解读：电气参数、替换型号推荐
2024-06-06

1
APW7073资料手册解读：产品特性、引脚说明、替换型号推荐
2024-06-06

0

产品中心

服务支持

精选活动

关于我们

帮助中心

IC41LV16105-50K

IC41LV16105-50K 技术参数

IC41LV16105-50K 数据手册

与IC41LV16105-50K相关器件

与IC41LV16105-50K相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IC41LV16105-50K

IC41LV16105-50K 技术参数

IC41LV16105-50K 数据手册

与IC41LV16105-50K相关器件

与IC41LV16105-50K相关文章

您还可以找

您在本页遇到什么问题？