Datasheet > IBM25CPC700BB3B66

IBM25CPC700BB3B66

更新时间： 2024-10-28 23:57:39

品牌	Logo	应用领域
其他 - ETC		外围集成电路控制器 PC 时钟
页数	文件大小	规格书
20页	194K
描述
Peripheral (Multifunction) Controller

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IBM25CPC700BB3B66 数据手册

浏览型号IBM25CPC700BB3B66的Datasheet PDF文件第2页

浏览型号IBM25CPC700BB3B66的Datasheet PDF文件第3页

浏览型号IBM25CPC700BB3B66的Datasheet PDF文件第4页

浏览型号IBM25CPC700BB3B66的Datasheet PDF文件第5页

浏览型号IBM25CPC700BB3B66的Datasheet PDF文件第6页

浏览型号IBM25CPC700BB3B66的Datasheet PDF文件第7页

CPC700 Memory Controller and PCI Bridge

map essential to making it appear like a device

but does not preclude it from being a host.

Features

• PowerPC 60x/7xx bus.

• Supports independent primary and secondary

resource management mapping. This feature

enables the CPC700 to effectively isolate local

processing resources from host side memory

and I/O allocations. Through the use of three

independent translation decodes, the PowerPC

operating environment access to PCI is man-

aged solely by the PowerPC.

• 66.66 MHz (IBM25CPC700BB3B66).

• 83.33 MHz (IBM25CPC700BB3B83).

• Synchronous DRAM interface operates at the

processor bus speed with support for ECC.

• PCI Revision 2.1 Compliant Interface.

• ROM/SRAM/External peripheral controller.

• Dual address capabilities enhance the

CPC700’s capabilities by allowing it to manage,

control, or test beyond 4GB limitations.

• Interrupt Controller supports interrupts from a

variety of sources.

• Support for shared memory is locally mapped to

the processor’s ROM or SDRAM through PCI

standard Base Address Registers.Two Memory

I/O BARs are available for requesting host

memory or I/O resources and managing PCI to

PowerPC access.

• Programmable Timers.

• Two 2-wire, 8-bit, 16550 compatible UARTs.

• Two independent IIC interfaces.

• Byte swapping supported for bi-endian opera-

tion.

• Provides a special interface enabling the

CPC700 to generate any PCI command, includ-

ing Type 1 conﬁguration cycles.

• Internal PCI Bus Arbiter for PCI bus speeds up

to 33.33 MHz (may be disabled for use with an

external arbiter).

• Fully buffers PCI writes and supports PCI read

pre-fetching from local memory.

• 32-bit PCI bus operates at frequencies from

25MHz to 66.66 Mhz.

• Hardware enforces cache coherency.

• Implemented in CMOS5SE.

• Uses standard type 0 PCI conﬁguration register

Use is further subject to the provisions at the end of this document.

Page 1 of 20

cpc700_ds2.fm

05/04/00

12 3 4 5 6 7...20

中文翻译

下载PDF

与IBM25CPC700BB3B66相关器件

型号	品牌	获取价格	描述	数据表
IBM25CPC700BB3B83	IBM	获取价格	PCI Bus Controller, CMOS, CBGA474, CERAMIC, BGA-474
IBM25CPC700CB3A66	IBM	获取价格	PCI Bus Controller, CMOS, CBGA474, CERAMIC, BGA-474
IBM25CPC700CB3A83	IBM	获取价格	PCI Bus Controller, CMOS, CBGA474, CERAMIC, BGA-474
IBM25CPC700CB3B66	ETC	获取价格	Peripheral (Multifunction) Controller
IBM25CPC700CB3B83	ETC	获取价格	Peripheral (Multifunction) Controller
IBM25CPC700DB3A66Z	IBM	获取价格	PCI Bus Controller, CMOS, CBGA474, CERAMIC, BGA-474
IBM25CPC700DB3A83	IBM	获取价格	PCI Bus Controller, CMOS, CBGA474, CERAMIC, BGA-474
IBM25CPC700DB3A83Z	IBM	获取价格	PCI Bus Controller, CMOS, CBGA474, CERAMIC, BGA-474
IBM25CPC710AB3A100	IBM	获取价格	PCI Bus Controller, CMOS, PBGA624, 32.50 MM, BGA-624
IBM25CPC710CF3A100	IBM	获取价格	PCI Bus Controller, CMOS, PBGA728, 35 MM, PLASTIC, FLIP CHIP, BGA-728

与IBM25CPC700BB3B66相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

15
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

18
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

43
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

50

产品中心

服务支持

精选活动

关于我们

帮助中心

IBM25CPC700BB3B66

IBM25CPC700BB3B66 数据手册

与IBM25CPC700BB3B66相关器件

与IBM25CPC700BB3B66相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IBM25CPC700BB3B66

IBM25CPC700BB3B66 数据手册

与IBM25CPC700BB3B66相关器件

与IBM25CPC700BB3B66相关文章

您还可以找

您在本页遇到什么问题？