5秒后页面跳转
HY5V66ELF6P-6 PDF预览

HY5V66ELF6P-6

更新时间: 2024-01-04 11:36:49
品牌 Logo 应用领域
海力士 - HYNIX 动态存储器
页数 文件大小 规格书
12页 220K
描述
64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O

HY5V66ELF6P-6 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:BGA包装说明:TFBGA, BGA60,7X15,25
针数:60Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.84访问模式:FOUR BANK PAGE BURST
最长访问时间:5.5 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):166 MHzI/O 类型:COMMON
交错的突发长度:1,2,4,8JESD-30 代码:R-PBGA-B60
JESD-609代码:e1长度:10.1 mm
内存密度:67108864 bit内存集成电路类型:SYNCHRONOUS DRAM
内存宽度:16功能数量:1
端口数量:1端子数量:60
字数:4194304 words字数代码:4000000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:4MX16
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TFBGA封装等效代码:BGA60,7X15,25
封装形状:RECTANGULAR封装形式:GRID ARRAY, THIN PROFILE, FINE PITCH
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified刷新周期:4096
座面最大高度:1.1 mm自我刷新:YES
连续突发长度:1,2,4,8,FP最大待机电流:0.002 A
子类别:DRAMs最大压摆率:0.11 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:0.65 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:20宽度:6.4 mm
Base Number Matches:1

HY5V66ELF6P-6 数据手册

 浏览型号HY5V66ELF6P-6的Datasheet PDF文件第6页浏览型号HY5V66ELF6P-6的Datasheet PDF文件第7页浏览型号HY5V66ELF6P-6的Datasheet PDF文件第8页浏览型号HY5V66ELF6P-6的Datasheet PDF文件第10页浏览型号HY5V66ELF6P-6的Datasheet PDF文件第11页浏览型号HY5V66ELF6P-6的Datasheet PDF文件第12页 
11Preliminary  
Synchronous DRAM Memory 64Mbit (4Mx16bit)  
HY5V66E(L)F6(P) Series  
AC CHARACTERISTICS I (AC operating conditions unless otherwise noted)  
5
6
7
H
P
Parameter  
CAS  
Symbol  
Unit Note  
Min Max Min Max Min Max Min Max Min Max  
tCK3  
tCK2  
5.0  
10  
6.0  
10  
7.0  
10  
7.5  
10  
10  
10  
ns  
ns  
Latency=3  
System Clock  
Cycle Time  
1000  
1000  
1000  
1000  
1000  
CAS  
Latency=2  
Clock High Pulse Width  
Clock Low Pulse Width  
CAS  
tCHW  
tCLW  
2.0  
2.0  
-
-
2.5  
2.5  
-
-
3.0  
3.0  
-
-
3.0  
3.0  
-
-
3.0  
3.0  
-
-
ns  
ns  
1
1
tAC3  
tAC2  
-
-
4.5  
6.0  
-
-
5.5  
6.0  
-
-
5.5  
6.0  
-
-
5.5  
6.0  
-
-
5.5  
6.0  
ns  
ns  
Latency=3  
Access Time  
From Clock  
2
CAS  
Latency=2  
Data-out Hold Time  
Data-Input Setup Time  
Data-Input Hold Time  
Address Setup Time  
Address Hold Time  
CKE Setup Time  
tOH  
tDS  
tDH  
tAS  
2.0  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
-
-
-
-
-
-
-
-
-
2.0  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
-
-
-
-
-
-
-
-
-
2.0  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
-
-
-
-
-
-
-
-
-
2.0  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
-
-
-
-
-
-
-
-
-
2.0  
2.0  
1.0  
2.0  
1.0  
2.0  
1.0  
2.0  
1.0  
-
-
-
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
1
1
1
1
1
1
1
1
tAH  
tCKS  
tCKH  
tCS  
CKE Hold Time  
Command Setup Time  
Command Hold Time  
tCH  
CLK to Data Output in Low-Z  
Time  
tOLZ  
1.0  
-
1.0  
-
1.5  
-
1.5  
-
2.0  
-
ns  
ns  
ns  
CAS  
Latency=3  
tOHZ3  
tOHZ2  
-
-
4.5  
6.0  
-
-
5.5  
6.0  
-
-
5.5  
6.0  
-
-
6.0  
6.0  
-
-
6.0  
6.0  
CLK to  
Data Output  
in High-Z Time  
CAS  
Latency=2  
Note :  
1. Assume tR / tF (input rise and fall time) is 1ns. If tR & tF > 1ns, then [(tR+tF)/2-1]ns should be added to the parameter.  
2. Access time to be measured with input signals of 1V/ns edge rate, from 0.8V to 0.2V. If tR > 1ns,  
then (tR/2-0.5)ns should be added to the parameter.  
Rev. 0.2 / June. 2005  
9

与HY5V66ELF6P-6相关器件

型号 品牌 描述 获取价格 数据表
HY5V66ELF6P-7 HYNIX 64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O

获取价格

HY5V66ELF6P-H HYNIX 64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O

获取价格

HY5V66ELF6P-P HYNIX 64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O

获取价格

HY5V66ELFP-7 HYNIX Synchronous DRAM, 4MX16, 5.4ns, CMOS, PBGA54, 8 X 8 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, LEA

获取价格

HY5V66ELFP-HI HYNIX Synchronous DRAM, 4MX16, 5.4ns, CMOS, PBGA54, 8 X 8 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-54

获取价格

HY5V66FFP-6 HYNIX Synchronous DRAM, 4MX16, 5.4ns, CMOS, PBGA54, 8 X 8 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, FBG

获取价格