Datasheet > HM5225805BTT-A6

HM5225805BTT-A6

更新时间： 2024-10-27 20:19:19

品牌	Logo	应用领域
日立 - HITACHI		时钟动态存储器光电二极管内存集成电路
页数	文件大小	规格书
64页	786K
描述
Synchronous DRAM, 32MX8, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

HM5225805BTT-A6 数据手册

HM5225165B-75/A6/B6

HM5225805B-75/A6/B6

HM5225405B-75/A6/B6

256M LVTTL interface SDRAM

133 MHz/100 MHz

4-Mword × 16-bit × 4-bank/8-Mword × 8-bit × 4-bank

/16-Mword × 4-bit × 4-bank

PC/133, PC/100 SDRAM

ADE-203-1073B (Z)

Rev. 1.0

Feb. 10, 2000

Description

The Hitachi HM5225165B is a 256-Mbit SDRAM organized as 4194304-word × 16-bit × 4 bank. The

Hitachi HM5225805B is a 256-Mbit SDRAM organized as 8388608-word × 8-bit × 4 bank. The Hitachi

HM5225405B is a 256-Mbit SDRAM organized as 16777216-word × 4-bit × 4 bank. All inputs and outputs

are referred to the rising edge of the clock input. It is packaged in standard 54-pin plastic TSOP II.

Features

•

3.3 V power supply

Clock frequency: 133 MHz/100 MHz (max)

LVTTL interface

Single pulsed RAS

4 banks can operate simultaneously and independently

Burst read/write operation and burst read/single write operation capability

Programmable burst length: 1/2/4/8

2 variations of burst sequence

Sequential (BL = 1/2/4/8)

Interleave (BL = 1/2/4/8)

•

Programmable CAS latency: 2/3

12 3 4 5 6 7...64

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
HM5225805BTT-B6	ELPIDA	获取价格	256M LVTTL interface SDRAM 133 MHz/100 MHz 4-
HM5225805BTT-B6	HITACHI	获取价格	Synchronous DRAM, 32MX8, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
HM-523841-1.5-8A	MACOM	获取价格	Label format - Old format order code cross reference
HM5241605	ETC	获取价格	Series 131 072-Word x 16-Bit x 2-Bank Synchronous Dynamic RAM
HM5241605C	ETC	获取价格	Series 4M LVTTL Interface SDRAM (128-kword x 16-bit) 83 MHz/80MHz/66
HM5241605CJ-12	ETC	获取价格	x16 SDRAM
HM5241605CJ-15	ETC	获取价格	x16 SDRAM
HM5241605CJ-17	ETC	获取价格	x16 SDRAM
HM5241605CTT-12	ETC	获取价格	x16 SDRAM
HM5241605CTT-15	ETC	获取价格	x16 SDRAM