5秒后页面跳转
HDMP-0440 PDF预览

HDMP-0440

更新时间: 2024-10-04 20:15:19
品牌 Logo 应用领域
安华高科 - AVAGO 电信电信集成电路
页数 文件大小 规格书
10页 68K
描述
SPECIALTY TELECOM CIRCUIT, PQFP44, 10 MM, PLASTIC, QFP-44

HDMP-0440 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Contact Manufacturer零件包装代码:QFP
包装说明:QFP, QFP44,.5SQ,32针数:44
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.22Is Samacsys:N
JESD-30 代码:S-PQFP-G44JESD-609代码:e0
长度:10 mm功能数量:1
端子数量:44最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP44,.5SQ,32
封装形状:SQUARE封装形式:FLATPACK
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
认证状态:Not Qualified座面最大高度:2.45 mm
子类别:Other Telecom ICs最大压摆率:0.185 mA
标称供电电压:3.3 V表面贴装:YES
技术:BIPOLAR电信集成电路类型:TELECOM CIRCUIT
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:10 mmBase Number Matches:1

HDMP-0440 数据手册

 浏览型号HDMP-0440的Datasheet PDF文件第2页浏览型号HDMP-0440的Datasheet PDF文件第3页浏览型号HDMP-0440的Datasheet PDF文件第4页浏览型号HDMP-0440的Datasheet PDF文件第5页浏览型号HDMP-0440的Datasheet PDF文件第6页浏览型号HDMP-0440的Datasheet PDF文件第7页 
HDMP-0440  
Quad Port Bypass Circuit  
forFibreChannelArbitratedLoops  
DataSheet  
Description  
Features  
The HDMP-0440 is a Quad Port Bypass Circuit (PBC),  
which provides a low-cost, low-power physical-layer  
solution for Fibre Channel Arbitrated Loop (FC-AL)  
disk array configurations. By using a PBC such as the  
HDMP-0440, hard disks may be pulled out or swapped  
while other disks in the array are available to the  
system.  
• Supports 1.0625 GBd Fibre Channel operation  
• Supports 1.25 GBd Gigabit Ethernet (GE) operation  
Quad PBC in one package  
Equalizers on all inputs  
High-speed LVPECL I/ O  
• Buffered Line Logic (BLL) outputs (no external bias  
resistors required)  
A PBC consists of multiple 2:1 multiplexers daisy  
chained together. Each port has two modes ofoperation:  
disk in loop” and disk bypassed.” When the disk in  
loop” mode is selected, the loop goes into and out of  
the disk drive at that port. For example, data goes from  
the HDMP-0440s TO_NODE[n]± differential output  
pins to the Disk Drive Transceiver IC’s (e.g. an HDMP-  
1636A) Rx differential input pins. Data from the Disk  
Drive Transceiver IC’s Tx differential outputs goes to  
the HDMP-0440s FM_NODE[n]± differential input  
pins. Figure 2 shows connection diagrams for disk  
drive array applications. When the disk bypassed”  
mode is selected, the disk drive is either absent or non-  
functional and the loop bypasses the hard disk.  
• 0.5 W typical power at V = 3.3 V  
CC  
• 44 Pin, 10 mm, low-cost plastic QFP package  
Applications  
• RAID, JBOD, BTS cabinets  
Two 2:1 muxes  
Two 1:2 buffers  
• 1 N Gigabit serial buffer  
• N 1 Gigabit serial mux  
The “disk bypassed” mode is enabled by pulling the  
BYPASS[n]- pin low. Leave BYPASS[n]- floating to  
enable the disk in loop” mode. HDMP-0440s may be  
cascaded with other members of the HDMP-04XX/  
HDMP-05XX family through the appropriate  
FM_NODE[n]± and TO_NODE[n]± pins to  
accommodate any number of hard disks (see Figure  
3). The unused cells in the HDMP-0440 maybe bypassed  
by using pulldown resistors on the BYPASS[n]- pins  
for these cells.  
HDMP-0440  
An HDMP-0440 may also be configured as five 1:1  
buffers, as two 2:1 multiplexers or as two 1:2 buffers.  
CAUTION: As with a ll semiconductor ICs, it is a dvised tha t norma l sta tic preca utionsb be ta ken in  
the ha ndling a nd a ssembly of this component to prevent da ma ge a nd/ or degra da tion which ma y be  
induced by electrosta tic discha rge (ESD).  

与HDMP-0440相关器件

型号 品牌 获取价格 描述 数据表
HDMP-0450 AGILENT

获取价格

Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops
HDMP-0451G PMC

获取价格

Telecom Circuit, PQFP44,
HDMP-0452 AGILENT

获取价格

Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops
HDMP-0480 AGILENT

获取价格

Octal Cell Port Bypass Circuit without Clock and Data Recovery
HDMP-0482 AGILENT

获取价格

Octal Cell Port Bypass Circuit with CDR and Data Valid Detection
HDMP-0482 HP

获取价格

Octal Cell Port Bypass Circuit with CDR and Data Valid Detection
HDMP-0482G PMC

获取价格

ATM/SONET/SDH Clock Recovery Circuit, PQFP64,
HDMP-0552 ETC

获取价格

AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION
HDMP1000 ETC

获取价格

Optoelectronic
HDMP-1000 AGILENT

获取价格

Telecom Circuit, 1-Func, Bipolar, CQFP68, CERAMIC, QFP-68