F0443 Datasheet
Pin Descriptions
Table 1.
Pin Descriptions
Pin Number
Name
Description
1
RFIN_A
Channel A RF input internally matched to 50Ω. Must use external DC block.
2, 11, 13,
15, 20, 22,
25, 27, 30,
34, 36, 39,
41, 46, 48
GND
Internally grounded. This pin must be grounded with a via as close to the pin as possible.
Logic control to select between SPI or I3C mode. Logic HIGH = I3C slave mode using a ‘Slave-Lite’
version of the MIPI I3C communication protocol. Logic LOW/Open = SPI slave mode. An internal pull-
down resistor of 100kΩ connects between this pin and GND.
3
SPI_I3C_SEL
Standby control for Channel A. HIGH/Open = device power OFF with SPI/I3C still powered ON, LOW =
device power ON. An internal pull-up resistor network connects between this pin and 1.67V.
4
5
STBY_A
CSb
Chip Select bar input. Used only for SPI mode. Logic LOW allows data to be shifted in. Logic HIGH
updates the programming register.
6
7
DATA/SDA
CLK/SCL
SPI slave data in or I3C data in/out.
SPI/I3C clock input.
Bit 0 for the I3C static address or used for adding static addressing capability in SPI mode. See the
8
9
ID_0
ID_1
Programming section for details. An internal pull-down resistor of 100kΩ connects between this pin and
GND.
Bit 1 for the I3C static address or used for adding static addressing capability in SPI mode. See the
Programming section for details. An internal pull-down resistor of 100kΩ connects between this pin and
GND.
Standby control for Channel B. HIGH/Open = device power OFF with SPI/I3C still powered ON, LOW =
device power ON. An internal pull-up resistor network connects between this pin and 1.67V.
10
12
14
STBY_B
RFIN_B
DSA1_B
Channel B RF input internally matched to 50Ω. Must use external DC block.
Logic control for channel B DSA1. Logic HIGH/Open = 6dB attenuation, logic LOW = 0dB attenuation. An
internal pull-up resistor network connects between this pin and 1.67V.
16
17
18
19
21
VCC_AMP1_B
RSET1_B
Channel B amplifier 1 DC supply voltage. Connect bypass capacitor(s) as close to the pin as possible.
Connect 2.67kΩ external resistor to GND to optimize amplifier bias. Used with RDSET1_B pin 18.
Connect 9.1kΩ external resistor to GND to optimize amplifier bias. Used with RSET1_B pin 17.
Connect 4.7kΩ external resistor to GND to optimize amplifier gain variation over temperature.
Channel B amplifier 2 DC supply voltage. Connect bypass capacitor(s) as close to the pin as possible.
RDSET1_B
RFET_B
VCC_AMP2_B
Logic control bit 0 for channel B DSA3. An internal pull-up resistor network connects between this pin and
1.67V.
23
24
DSA3_B_BIT0
DSA3_B_BIT1
Logic control bit 1 for channel B DSA3. An internal pull-up resistor network connects between this pin and
1.67V.
26
28
RFOUT_B
Channel B RF output internally matched to 50Ω. Must use external DC block.
VCC_BIAS_B
Channel B bias circuitry DC supply voltage. Connect bypass capacitor(s) as close to the pin as possible.
© 2020 Renesas Electronics Corporation
8
September 1, 2020