5秒后页面跳转
EPM7064AETC44-7N PDF预览

EPM7064AETC44-7N

更新时间: 2024-02-18 05:27:45
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟LTE输入元件可编程逻辑
页数 文件大小 规格书
64页 437K
描述
EE PLD, 7.5ns, 64-Cell, CMOS, PQFP44, TQFP-44

EPM7064AETC44-7N 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:LQFP, TQFP44,.47SQ,32Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.1架构:PLA-TYPE
最大时钟频率:135.1 MHz系统内可编程:YES
JESD-30 代码:S-PQFP-G44JESD-609代码:e3
JTAG BST:YES长度:10 mm
湿度敏感等级:3专用输入次数:
I/O 线路数量:36输入次数:36
宏单元数:64输出次数:36
产品条款数:2048端子数量:44
最高工作温度:70 °C最低工作温度:
组织:0 DEDICATED INPUTS, 36 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:TQFP44,.47SQ,32封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):260
电源:2.5/3.3,3.3 V可编程逻辑类型:EE PLD
传播延迟:7.5 ns认证状态:Not Qualified
座面最大高度:1.27 mm子类别:Programmable Logic Devices
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:10 mm
Base Number Matches:1

EPM7064AETC44-7N 数据手册

 浏览型号EPM7064AETC44-7N的Datasheet PDF文件第2页浏览型号EPM7064AETC44-7N的Datasheet PDF文件第3页浏览型号EPM7064AETC44-7N的Datasheet PDF文件第4页浏览型号EPM7064AETC44-7N的Datasheet PDF文件第5页浏览型号EPM7064AETC44-7N的Datasheet PDF文件第6页浏览型号EPM7064AETC44-7N的Datasheet PDF文件第7页 
MAX 7000A  
Programmable Logic  
Device  
Includes  
MAX 7000AE  
®
September 2003, ver. 4.5  
Data Sheet  
High-performance 3.3-V EEPROM-based programmable logic  
devices (PLDs) built on second-generation Multiple Array MatriX  
(MAX®) architecture (see Table 1)  
3.3-V in-system programmability (ISP) through the built-in  
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with  
advanced pin-locking capability  
Features...  
MAX 7000AE device in-system programmability (ISP) circuitry  
compliant with IEEE Std. 1532  
EPM7128A and EPM7256A device ISP circuitry compatible with  
IEEE Std. 1532  
Built-in boundary-scan test (BST) circuitry compliant with  
IEEE Std. 1149.1  
Supports JEDEC Jam Standard Test and Programming Language  
(STAPL) JESD-71  
Enhanced ISP features  
Enhanced ISP algorithm for faster programming (excluding  
EPM7128A and EPM7256A devices)  
ISP_Done bit to ensure complete programming (excluding  
EPM7128A and EPM7256A devices)  
Pull-up resistor on I/O pins during in-system programming  
Pin-compatible with the popular 5.0-V MAX 7000S devices  
High-density PLDs ranging from 600 to 10,000 usable gates  
Extended temperature range  
For information on in-system programmable 5.0-V MAX 7000 or 2.5-V  
MAX 7000B devices, see the MAX 7000 Programmable Logic Device Family  
Data Sheet or the MAX 7000B Programmable Logic Device Family Data Sheet.  
f
Altera Corporation  
1
DS-M7000A-4.5  

EPM7064AETC44-7N 替代型号

型号 品牌 替代类型 描述 数据表
EPM7064AETC44-7 ALTERA

完全替代

EE PLD, 7.5ns, 64-Cell, CMOS, PQFP44, TQFP-44
EPM7064AETC44-10N ALTERA

完全替代

Programmable Logic Device
EPM3064ATC44-10N ALTERA

类似代替

Programmable Logic Device Family

与EPM7064AETC44-7N相关器件

型号 品牌 获取价格 描述 数据表
EPM7064AETI100-5 ALTERA

获取价格

EE PLD, 5ns, 64-Cell, CMOS, PQFP100
EPM7064AETI100-7 ALTERA

获取价格

High-performance 3.3-V EEPROM-based programmable logic devices (PLDs) built on second-gene
EPM7064AETI100-7 INTEL

获取价格

EE PLD, 7.5ns, 64-Cell, CMOS, PQFP100, TQFP-100
EPM7064AETI100-7N INTEL

获取价格

EE PLD, 7.5ns, 64-Cell, CMOS, PQFP100, TQFP-100
EPM7064AETI44-5 ALTERA

获取价格

EE PLD, 5ns, 64-Cell, CMOS, PQFP44
EPM7064AETI44-7 ALTERA

获取价格

EE PLD, 7.5ns, 64-Cell, CMOS, PQFP44, TQFP-44
EPM7064AETI44-7 INTEL

获取价格

EE PLD, 7.5ns, 64-Cell, CMOS, PQFP44, TQFP-44
EPM7064AETI44-7N INTEL

获取价格

EE PLD, 7.5ns, 64-Cell, CMOS, PQFP44, TQFP-44
EPM7064AEUC49-10 ALTERA

获取价格

EE PLD, 10ns, CMOS, PBGA49, ULTRA FINE LINE, BGA-49
EPM7064AEUC49-7 ALTERA

获取价格

EE PLD, 7.5ns, CMOS, PBGA49, ULTRA FINE LINE, BGA-49