5秒后页面跳转
EPM7064BFC100-3N PDF预览

EPM7064BFC100-3N

更新时间: 2024-01-16 04:18:47
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟输入元件可编程逻辑
页数 文件大小 规格书
66页 436K
描述
EE PLD, 3.5ns, 64-Cell, CMOS, PBGA100, FBGA-100

EPM7064BFC100-3N 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:BGA
包装说明:LBGA, BGA100,10X10,40针数:100
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.08
其他特性:YES最大时钟频率:303 MHz
系统内可编程:YESJESD-30 代码:S-PBGA-B100
JESD-609代码:e1JTAG BST:YES
长度:11 mm湿度敏感等级:3
专用输入次数:I/O 线路数量:68
宏单元数:64端子数量:100
最高工作温度:70 °C最低工作温度:
组织:0 DEDICATED INPUTS, 68 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装等效代码:BGA100,10X10,40封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE峰值回流温度(摄氏度):260
电源:1.8/3.3,2.5 V可编程逻辑类型:EE PLD
传播延迟:3.5 ns认证状态:Not Qualified
座面最大高度:1.7 mm子类别:Programmable Logic Devices
最大供电电压:2.625 V最小供电电压:2.375 V
标称供电电压:2.5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:40宽度:11 mm
Base Number Matches:1

EPM7064BFC100-3N 数据手册

 浏览型号EPM7064BFC100-3N的Datasheet PDF文件第2页浏览型号EPM7064BFC100-3N的Datasheet PDF文件第3页浏览型号EPM7064BFC100-3N的Datasheet PDF文件第4页浏览型号EPM7064BFC100-3N的Datasheet PDF文件第5页浏览型号EPM7064BFC100-3N的Datasheet PDF文件第6页浏览型号EPM7064BFC100-3N的Datasheet PDF文件第7页 
MAX 7000B  
Programmable Logic  
Device  
®
September 2005, ver. 3.5  
Data Sheet  
High-performance 2.5-V CMOS EEPROM-based programmable logic  
devices (PLDs) built on second-generation Multiple Array MatriX  
(MAX®) architecture (see Table 1)  
Features...  
Pin-compatible with the popular 5.0-V MAX 7000S and 3.3-V  
MAX 7000A device families  
High-density PLDs ranging from 600 to 10,000 usable gates  
3.5-ns pin-to-pin logic delays with counter frequencies in excess  
of 303.0 MHz  
Advanced 2.5-V in-system programmability (ISP)  
Programs through the built-in IEEE Std. 1149.1 Joint Test Action  
Group (JTAG) interface with advanced pin-locking capability  
Enhanced ISP algorithm for faster programming  
ISP_Done bit to ensure complete programming  
Pull-up resistor on I/O pins during in-system programming  
ISP circuitry compliant with IEEE Std. 1532  
For information on in-system programmable 5.0-V MAX 7000S or 3.3-V  
MAX 7000A devices, see the MAX 7000 Programmable Logic Device Family  
Data Sheet or the MAX 7000A Programmable Logic Device Family Data Sheet.  
f
Table 1. MAX 7000B Device Features  
Feature  
EPM7032B  
EPM7064B  
EPM7128B  
EPM7256B  
EPM7512B  
Usable gates  
Macrocells  
600  
32  
2
1,250  
64  
2,500  
128  
8
5,000  
256  
16  
10,000  
512  
Logic array blocks  
4
32  
Maximum user I/O  
pins  
36  
68  
100  
164  
212  
t
PD (ns)  
SU (ns)  
3.5  
2.1  
3.5  
2.1  
4.0  
2.5  
5.0  
3.3  
5.5  
3.6  
t
tFSU (ns)  
CO1 (ns)  
1.0  
1.0  
1.0  
1.0  
1.0  
t
2.4  
2.4  
2.8  
3.3  
3.7  
fCNT (MHz)  
303.0  
303.0  
243.9  
188.7  
163.9  
Altera Corporation  
1
DS-MAX7000B-3.5  
 

EPM7064BFC100-3N 替代型号

型号 品牌 替代类型 描述 数据表
EPM7064BFC100-7 ALTERA

完全替代

EE PLD, 3.5ns, 64-Cell, CMOS, PBGA100, FBGA-100
EPM7064BFC100-5 ALTERA

完全替代

EE PLD, 3.5ns, 64-Cell, CMOS, PBGA100, FBGA-100
EPM7064BFC100-3 ALTERA

完全替代

EE PLD, 3.5ns, 64-Cell, CMOS, PBGA100, FBGA-100

与EPM7064BFC100-3N相关器件

型号 品牌 获取价格 描述 数据表
EPM7064BFC100-5 ALTERA

获取价格

EE PLD, 3.5ns, 64-Cell, CMOS, PBGA100, FBGA-100
EPM7064BFC100-5N INTEL

获取价格

EE PLD, 3.5ns, 64-Cell, CMOS, PBGA100, FBGA-100
EPM7064BFC100-7 ALTERA

获取价格

EE PLD, 3.5ns, 64-Cell, CMOS, PBGA100, FBGA-100
EPM7064BFC100-7N INTEL

获取价格

EE PLD, 3.5ns, 64-Cell, CMOS, PBGA100, FBGA-100
EPM7064BFI100 ALTERA

获取价格

EE PLD, CMOS, PBGA100, FINE LINE, BGA-100
EPM7064BFI100-3 INTEL

获取价格

EE PLD, 3.5ns, 64-Cell, CMOS, PBGA100, FINE LINE, BGA-100
EPM7064BFI100-7 INTEL

获取价格

EE PLD, 7.5ns, 64-Cell, CMOS, PBGA100, FINE LINE, BGA-100
EPM7064BLC44-3N INTEL

获取价格

EE PLD, 3.5ns, 64-Cell, CMOS, PQCC44
EPM7064BLC44-5 INTEL

获取价格

EE PLD, 5ns, 64-Cell, CMOS, PQCC44, PLASTIC, LCC-44
EPM7064BLC44-7 INTEL

获取价格

EE PLD, 7.5ns, 64-Cell, CMOS, PQCC44, PLASTIC, LCC-44