5秒后页面跳转
EPM7064BFI100 PDF预览

EPM7064BFI100

更新时间: 2024-11-03 04:25:31
品牌 Logo 应用领域
阿尔特拉 - ALTERA /
页数 文件大小 规格书
125页 1051K
描述
EE PLD, CMOS, PBGA100, FINE LINE, BGA-100

EPM7064BFI100 数据手册

 浏览型号EPM7064BFI100的Datasheet PDF文件第2页浏览型号EPM7064BFI100的Datasheet PDF文件第3页浏览型号EPM7064BFI100的Datasheet PDF文件第4页浏览型号EPM7064BFI100的Datasheet PDF文件第5页浏览型号EPM7064BFI100的Datasheet PDF文件第6页浏览型号EPM7064BFI100的Datasheet PDF文件第7页 
MAX 7000B  
Programmable Logic  
Device Family  
®
February 2000, ver. 2.0  
Data Sheet  
High-performance 2.5-V CMOS EEPROM-based programmable  
logic devices (PLDs) built on second-generation Multiple Array  
MatriX (MAX®) architecture (see Table 1)  
Features...  
Pin-compatible with the popular 5.0-V MAX 7000S and 3.3-V  
MAX 7000A device families  
High-density PLDs ranging from 600 to 10,000 usable gates  
3.5-ns pin-to-pin logic delays with counter frequencies in excess  
of 285.7 MHz  
Preliminary  
Information  
Advanced 2.5-V in-system programmability (ISP)  
Programs through the built-in IEEE Std. 1149.1 Joint Test Action  
Group (JTAG) interface with advanced pin-locking capability  
Enhanced ISP algorithm for faster programming  
ISP_Done bit to ensure complete programming  
Pull-up resistor on I/O pins during in-system programming  
For information on in-system programmable 5.0-V MAX 7000S or 3.3-V  
MAX 7000A devices, see the MAX 7000 Programmable Logic Device Family  
Data Sheet or the MAX 7000A Programmable Logic Device Family Data Sheet.  
f
Table 1. MAX 7000B Device Features  
Note (1)  
Feature  
EPM7032B  
EPM7064B  
EPM7128B  
EPM7256B  
EPM7512B  
Usable gates  
Macrocells  
600  
32  
2
1,250  
64  
2,500  
128  
8
5,000  
256  
16  
10,000  
512  
Logic array blocks  
4
32  
Maximum user I/O  
pins  
36  
68  
100  
164  
212  
t
t
t
t
f
(ns)  
(ns)  
3.5  
2.8  
3.5  
2.7  
4.5  
3.5  
5.0  
3.8  
6.0  
4.3  
PD  
SU  
(ns)  
1.0  
1.0  
1.0  
1.0  
2.0  
FSU  
CO1  
CNT  
(ns)  
1.9  
2.0  
2.5  
2.9  
3.9  
(MHz)  
285.7  
277.8  
212.8  
188.7  
147.1  
Note:  
(1) Contact Altera for up-to-date information on timing information.  
Altera Corporation  
1
A-DS-MAX7000B-01.1  

与EPM7064BFI100相关器件

型号 品牌 获取价格 描述 数据表
EPM7064BFI100-3 INTEL

获取价格

EE PLD, 3.5ns, 64-Cell, CMOS, PBGA100, FINE LINE, BGA-100
EPM7064BFI100-7 INTEL

获取价格

EE PLD, 7.5ns, 64-Cell, CMOS, PBGA100, FINE LINE, BGA-100
EPM7064BLC44-3N INTEL

获取价格

EE PLD, 3.5ns, 64-Cell, CMOS, PQCC44
EPM7064BLC44-5 INTEL

获取价格

EE PLD, 5ns, 64-Cell, CMOS, PQCC44, PLASTIC, LCC-44
EPM7064BLC44-7 INTEL

获取价格

EE PLD, 7.5ns, 64-Cell, CMOS, PQCC44, PLASTIC, LCC-44
EPM7064BLI44-3 INTEL

获取价格

EE PLD, 3.5ns, 64-Cell, CMOS, PQCC44, PLASTIC, LCC-44
EPM7064BLI44-5 INTEL

获取价格

EE PLD, 5ns, 64-Cell, CMOS, PQCC44, PLASTIC, LCC-44
EPM7064BLI44-5N INTEL

获取价格

EE PLD, 5ns, 64-Cell, CMOS, PQCC44
EPM7064BLI44-7N INTEL

获取价格

EE PLD, 7.5ns, 64-Cell, CMOS, PQCC44
EPM7064BTC100-3 ALTERA

获取价格

EE PLD, 3.5ns, 64-Cell, CMOS, PQFP100, TQFP-100