5秒后页面跳转
EPF6016ATI100-3 PDF预览

EPF6016ATI100-3

更新时间: 2024-01-10 12:44:48
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟输入元件可编程逻辑
页数 文件大小 规格书
52页 393K
描述
Loadable PLD, CMOS, PQFP100, TQFP-100

EPF6016ATI100-3 技术参数

是否Rohs认证: 不符合生命周期:Transferred
零件包装代码:QFP包装说明:LFQFP, QFP100,.63SQ,20
针数:100Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.68其他特性:ALSO CONFIGURABLE WITH 5V VCC
最大时钟频率:133 MHzJESD-30 代码:S-PQFP-G100
JESD-609代码:e0长度:14 mm
湿度敏感等级:3专用输入次数:4
I/O 线路数量:81输入次数:81
逻辑单元数量:1320输出次数:81
端子数量:100组织:4 DEDICATED INPUTS, 81 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:QFP100,.63SQ,20
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):220电源:2.5/3.3,3.3 V
可编程逻辑类型:LOADABLE PLD认证状态:Not Qualified
座面最大高度:1.27 mm子类别:Field Programmable Gate Arrays
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:14 mmBase Number Matches:1

EPF6016ATI100-3 数据手册

 浏览型号EPF6016ATI100-3的Datasheet PDF文件第2页浏览型号EPF6016ATI100-3的Datasheet PDF文件第3页浏览型号EPF6016ATI100-3的Datasheet PDF文件第4页浏览型号EPF6016ATI100-3的Datasheet PDF文件第6页浏览型号EPF6016ATI100-3的Datasheet PDF文件第7页浏览型号EPF6016ATI100-3的Datasheet PDF文件第8页 
FLEX 6000 Programmable Logic Device Family Data Sheet  
The FLEX 6000 OptiFLEX architecture consists of logic elements (LEs).  
Each LE includes a 4-input look-up table (LUT), which can implement any  
4-input function, a register, and dedicated paths for carry and cascade  
chain functions. Because each LE contains a register, a design can be easily  
pipelined without consuming more LEs. The specified gate count for  
FLEX 6000 devices includes all LUTs and registers.  
Functional  
Description  
LEs are combined into groups called logic array blocks (LABs); each LAB  
contains 10 LEs. The Altera software automatically places related LEs into  
the same LAB, minimizing the number of required interconnects. Each  
LAB can implement a medium-sized block of logic, such as a counter or  
multiplexer.  
Signal interconnections within FLEX 6000 devices—and to and from  
device pins—are provided via the routing structure of the FastTrack  
Interconnect. The routing structure is a series of fast, continuous row and  
column channels that run the entire length and width of the device. Any  
LE or pin can feed or be fed by any other LE or pin via the FastTrack  
Interconnect. See “FastTrack Interconnect” on page 17 of this data sheet  
for more information.  
Each I/O pin is fed by an I/O element (IOE) located at the end of each row  
and column of the FastTrack Interconnect. Each IOE contains a  
bidirectional I/O buffer. Each IOE is placed next to an LAB, where it can  
be driven by the local interconnect of that LAB. This feature allows fast  
clock-to-output times of less than 8 ns when a pin is driven by any of the  
10 LEs in the adjacent LAB. Also, any LE can drive any pin via the row and  
column interconnect. I/O pins can drive the LE registers via the row and  
column interconnect, providing setup times as low as 2 ns and hold times  
of 0 ns. IOEs provide a variety of features, such as JTAG BST support,  
slew-rate control, and tri-state buffers.  
Figure 1 shows a block diagram of the FLEX 6000 OptiFLEX architecture.  
Each group of ten LEs is combined into an LAB, and the LABs are  
arranged into rows and columns. The LABs are interconnected by the  
FastTrack Interconnect. IOEs are located at the end of each FastTrack  
Interconnect row and column.  
Altera Corporation  
5

与EPF6016ATI100-3相关器件

型号 品牌 描述 获取价格 数据表
EPF6016ATI144-1 INTEL Loadable PLD, CMOS, PQFP144, TQFP-144

获取价格

EPF6016ATI144-2 ROCHESTER LOADABLE PLD, PQFP144, TQFP-144

获取价格

EPF6016ATI144-3N ALTERA Programmable Logic Device Family

获取价格

EPF6016BC256-2 ALTERA Loadable PLD, CMOS, PBGA256, BGA-256

获取价格

EPF6016BI256-2 INTEL Loadable PLD, CMOS, PBGA256, BGA-256

获取价格

EPF6016BI256-3 INTEL Loadable PLD, CMOS, PBGA256, BGA-256

获取价格