5秒后页面跳转
EMB60A06V PDF预览

EMB60A06V

更新时间: 2024-11-19 17:15:23
品牌 Logo 应用领域
杰力科技 - EXCELLIANCE /
页数 文件大小 规格书
6页 853K
描述
EDFN3X3

EMB60A06V 数据手册

 浏览型号EMB60A06V的Datasheet PDF文件第2页浏览型号EMB60A06V的Datasheet PDF文件第3页浏览型号EMB60A06V的Datasheet PDF文件第4页浏览型号EMB60A06V的Datasheet PDF文件第5页浏览型号EMB60A06V的Datasheet PDF文件第6页 
EMB60A06V  
Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor  
Product Summary:  
BVDSS  
RDSON (MAX.)  
ID  
60V  
60mΩ  
6A  
Dual N Channel MOSFET  
UIS, Rg 100% Tested  
Pb-Free Lead Plating & Halogen Free  
ABSOLUTE MAXIMUM RATINGS (TA = 25 °C Unless Otherwise Noted)  
PARAMETERS/TEST CONDITIONS  
SYMBOL  
LIMITS  
±20  
6
UNIT  
Gate-Source Voltage  
VGS  
V
TA = 25 °C  
Continuous Drain Current  
ID  
TA = 100 °C  
4.3  
24  
A
Pulsed Drain Current1  
IDM  
IAS  
Avalanche Current  
12  
L = 0.1mH, IAS=12A, RG=25Ω  
L = 0.05mH  
Avalanche Energy  
EAS  
EAR  
7.2  
3.6  
2.27  
mJ  
Repetitive Avalanche Energy2  
TA = 25 °C  
Power Dissipation  
PD  
W
°C  
TA = 100 °C  
0.9  
Operating Junction & Storage Temperature Range  
Tj, Tstg  
-55 to 150  
100% UIS testing in condition of VD=30V, L=0.1mH, VG=10V, IL=7.5A, Rated VDS=60V N-CH  
THERMAL RESISTANCE RATINGS  
THERMAL RESISTANCE  
SYMBOL  
RJC  
TYPICAL  
MAXIMUM  
UNIT  
Junction-to-Case  
Junction-to-Ambient3  
7.5  
55  
°C / W  
RJA  
1Pulse width limited by maximum junction temperature.  
2Duty cycle 1%  
355°C / W when mounted on a 1 in2 pad of 2 oz copper.  
2019/3/21  
p.1